OpenCores
URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] [m1_core/] [tags/] [first/] [tests/] [mem.dump] - Blame information for rev 64

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 fafa1971
 
2
mem.bin:     file format elf32-tradlittlemips
3
 
4
Disassembly of section .text:
5
 
6
00000000 :
7
   0:   23bd0400        addi    sp,sp,1024
8
   4:   3c1fdead        lui     ra,0xdead
9
   8:   37ffbeef        ori     ra,ra,0xbeef
10
   c:   00000000        nop
11
 
12
00000010 
:
13
  10:   27bdffe8        addiu   sp,sp,-24
14
  14:   afbe0010        sw      s8,16(sp)
15
  18:   03a0f021        move    s8,sp
16
  1c:   3c02c1a0        lui     v0,0xc1a0
17
  20:   3442c1a0        ori     v0,v0,0xc1a0
18
  24:   afc2000c        sw      v0,12(s8)
19
  28:   3c02faba        lui     v0,0xfaba
20
  2c:   34421210        ori     v0,v0,0x1210
21
  30:   afc20008        sw      v0,8(s8)
22
  34:   8fc3000c        lw      v1,12(s8)
23
  38:   8fc20008        lw      v0,8(s8)
24
  3c:   00000000        nop
25
  40:   ac620000        sw      v0,0(v1)
26
  44:   00001021        move    v0,zero
27
  48:   03c0e821        move    sp,s8
28
  4c:   8fbe0010        lw      s8,16(sp)
29
  50:   27bd0018        addiu   sp,sp,24
30
  54:   03e00008        jr      ra
31
  58:   00000000        nop
32
  5c:   00000000        nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.