URL
https://opencores.org/ocsvn/m1_core/m1_core/trunk
[/] [m1_core/] [trunk/] [hdl/] [filelist.xst] - Blame information for rev 58
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
43 |
fafa1971 |
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/async_fifo.v
|
| 2 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/ddr_clkgen.v
|
| 3 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/ddr_ctrl.v
|
| 4 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/ddr_include.v
|
| 5 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/ddr_init.v
|
| 6 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/ddr_pulse78.v
|
| 7 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/ddr_rpath.v
|
| 8 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/ddr_wpath.v
|
| 9 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/dpram.v
|
| 10 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/gray_counter.v
|
| 11 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/rotary.v
|
| 12 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ddr_ctrl/wb_ddr.v
|
| 13 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ps2_keyboard/ps2_translation_table.v
|
| 14 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ps2_keyboard/ps2_wb_if.v
|
| 15 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ps2_keyboard/ps2_io_ctrl.v
|
| 16 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ps2_keyboard/ps2_keyboard.v
|
| 17 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_ps2_keyboard/ps2_top.v
|
| 18 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_text_vga/fontmap_rom.v
|
| 19 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_text_vga/video_ram.v
|
| 20 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_text_vga/wb_text_vga.v
|
| 21 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/wb_int_ctrl/wb_int_ctrl.v
|
| 22 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/m1_core/m1_alu.v
|
| 23 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/m1_core/m1_mul.v
|
| 24 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/m1_core/m1_div.v
|
| 25 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/m1_core/m1_cpu.v
|
| 26 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/m1_core/m1_mmu.v
|
| 27 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/m1_core/m1_core.v
|
| 28 |
|
|
verilog work $(M1_ROOT)/hdl/rtl/spartan3esk_top/spartan3esk_top.v
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.