OpenCores
URL https://opencores.org/ocsvn/marca/marca/trunk

Subversion Repositories marca

[/] [marca/] [tags/] [INITIAL/] [vhdl/] [data_memory.bsf] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jeunes2
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 1991-2006 Altera Corporation
8
Your use of Altera Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Altera Program License
14
Subscription Agreement, Altera MegaCore Function License
15
Agreement, or other applicable license agreement, including,
16
without limitation, that your use is for the sole purpose of
17
programming logic devices manufactured by Altera and sold by
18
Altera or its authorized distributors.  Please refer to the
19
applicable agreement for further details.
20
*/
21
(header "symbol" (version "1.1"))
22
(symbol
23
        (rect 0 0 216 152)
24
        (text "data_memory" (rect 69 1 162 17)(font "Arial" (font_size 10)))
25
        (text "inst" (rect 8 136 25 148)(font "Arial" ))
26
        (port
27
                (pt 0 32)
28
                (input)
29
                (text "data[7..0]" (rect 0 0 53 14)(font "Arial" (font_size 8)))
30
                (text "data[7..0]" (rect 4 19 49 32)(font "Arial" (font_size 8)))
31
                (line (pt 0 32)(pt 88 32)(line_width 3))
32
        )
33
        (port
34
                (pt 0 48)
35
                (input)
36
                (text "wren" (rect 0 0 30 14)(font "Arial" (font_size 8)))
37
                (text "wren" (rect 4 35 26 48)(font "Arial" (font_size 8)))
38
                (line (pt 0 48)(pt 88 48)(line_width 1))
39
        )
40
        (port
41
                (pt 0 64)
42
                (input)
43
                (text "address[11..0]" (rect 0 0 82 14)(font "Arial" (font_size 8)))
44
                (text "address[11..0]" (rect 4 51 69 64)(font "Arial" (font_size 8)))
45
                (line (pt 0 64)(pt 88 64)(line_width 3))
46
        )
47
        (port
48
                (pt 0 112)
49
                (input)
50
                (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
51
                (text "clock" (rect 4 99 29 112)(font "Arial" (font_size 8)))
52
                (line (pt 0 112)(pt 80 112)(line_width 1))
53
        )
54
        (port
55
                (pt 0 128)
56
                (input)
57
                (text "clken" (rect 0 0 29 14)(font "Arial" (font_size 8)))
58
                (text "clken" (rect 4 115 29 128)(font "Arial" (font_size 8)))
59
                (line (pt 0 128)(pt 16 128)(line_width 1))
60
        )
61
        (port
62
                (pt 216 32)
63
                (output)
64
                (text "q[7..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
65
                (text "q[7..0]" (rect 183 19 213 32)(font "Arial" (font_size 8)))
66
                (line (pt 216 32)(pt 136 32)(line_width 3))
67
        )
68
        (drawing
69
                (text "8 bits" (rect 108 48 120 71)(font "Arial" )(vertical))
70
                (text "4096 words" (rect 121 36 133 83)(font "Arial" )(vertical))
71
                (text "Block type: AUTO" (rect 41 132 117 144)(font "Arial" ))
72
                (line (pt 104 24)(pt 136 24)(line_width 1))
73
                (line (pt 136 24)(pt 136 96)(line_width 1))
74
                (line (pt 136 96)(pt 104 96)(line_width 1))
75
                (line (pt 104 96)(pt 104 24)(line_width 1))
76
                (line (pt 118 58)(pt 123 63)(line_width 1))
77
                (line (pt 118 62)(pt 123 57)(line_width 1))
78
                (line (pt 88 27)(pt 96 27)(line_width 1))
79
                (line (pt 96 27)(pt 96 39)(line_width 1))
80
                (line (pt 96 39)(pt 88 39)(line_width 1))
81
                (line (pt 88 39)(pt 88 27)(line_width 1))
82
                (line (pt 88 34)(pt 90 36)(line_width 1))
83
                (line (pt 90 36)(pt 88 38)(line_width 1))
84
                (line (pt 80 36)(pt 88 36)(line_width 1))
85
                (line (pt 96 32)(pt 104 32)(line_width 3))
86
                (line (pt 88 43)(pt 96 43)(line_width 1))
87
                (line (pt 96 43)(pt 96 55)(line_width 1))
88
                (line (pt 96 55)(pt 88 55)(line_width 1))
89
                (line (pt 88 55)(pt 88 43)(line_width 1))
90
                (line (pt 88 50)(pt 90 52)(line_width 1))
91
                (line (pt 90 52)(pt 88 54)(line_width 1))
92
                (line (pt 80 52)(pt 88 52)(line_width 1))
93
                (line (pt 96 48)(pt 104 48)(line_width 1))
94
                (line (pt 88 59)(pt 96 59)(line_width 1))
95
                (line (pt 96 59)(pt 96 71)(line_width 1))
96
                (line (pt 96 71)(pt 88 71)(line_width 1))
97
                (line (pt 88 71)(pt 88 59)(line_width 1))
98
                (line (pt 88 66)(pt 90 68)(line_width 1))
99
                (line (pt 90 68)(pt 88 70)(line_width 1))
100
                (line (pt 80 68)(pt 88 68)(line_width 1))
101
                (line (pt 96 64)(pt 104 64)(line_width 3))
102
                (line (pt 80 112)(pt 80 36)(line_width 1))
103
        )
104
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.