1 |
2 |
jeunes2 |
-- This file is part of the marca processor.
|
2 |
|
|
-- Copyright (C) 2007 Wolfgang Puffitsch
|
3 |
|
|
|
4 |
|
|
-- This program is free software; you can redistribute it and/or modify it
|
5 |
|
|
-- under the terms of the GNU Library General Public License as published
|
6 |
|
|
-- by the Free Software Foundation; either version 2, or (at your option)
|
7 |
|
|
-- any later version.
|
8 |
|
|
|
9 |
|
|
-- This program is distributed in the hope that it will be useful,
|
10 |
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
11 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
12 |
|
|
-- Library General Public License for more details.
|
13 |
|
|
|
14 |
|
|
-- You should have received a copy of the GNU Library General Public
|
15 |
|
|
-- License along with this program; if not, write to the Free Software
|
16 |
|
|
-- Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
|
17 |
|
|
|
18 |
|
|
-------------------------------------------------------------------------------
|
19 |
|
|
-- MARCA memory unit
|
20 |
|
|
-------------------------------------------------------------------------------
|
21 |
|
|
-- entity for the memory unit
|
22 |
|
|
-------------------------------------------------------------------------------
|
23 |
|
|
|
24 |
|
|
-------------------------------------------------------------------------------
|
25 |
|
|
-- Wolfgang Puffitsch
|
26 |
|
|
-- Computer Architecture Lab, Group 3
|
27 |
|
|
-------------------------------------------------------------------------------
|
28 |
|
|
|
29 |
|
|
library IEEE;
|
30 |
|
|
use IEEE.std_logic_1164.all;
|
31 |
|
|
|
32 |
|
|
use work.marca_pkg.all;
|
33 |
|
|
|
34 |
|
|
entity mem is
|
35 |
|
|
|
36 |
|
|
port (
|
37 |
|
|
clock : in std_logic;
|
38 |
|
|
reset : in std_logic;
|
39 |
|
|
|
40 |
|
|
op : in MEM_OP;
|
41 |
|
|
address : in std_logic_vector(REG_WIDTH-1 downto 0);
|
42 |
|
|
data : in std_logic_vector(REG_WIDTH-1 downto 0);
|
43 |
|
|
|
44 |
|
|
exc : out std_logic;
|
45 |
|
|
busy : out std_logic;
|
46 |
|
|
result : out std_logic_vector(REG_WIDTH-1 downto 0);
|
47 |
|
|
|
48 |
|
|
intrs : out std_logic_vector(VEC_COUNT-1 downto 3);
|
49 |
|
|
|
50 |
|
|
ext_in : in std_logic_vector(IN_BITS-1 downto 0);
|
51 |
|
|
ext_out : out std_logic_vector(OUT_BITS-1 downto 0));
|
52 |
|
|
|
53 |
|
|
end mem;
|