1 |
5 |
quickwayne |
|
2 |
|
|
/*******************************************************************
|
3 |
|
|
*
|
4 |
|
|
* CAUTION: This file is automatically generated by libgen.
|
5 |
|
|
* Version: Xilinx EDK 7.1.2 EDK_H.12.5.1
|
6 |
|
|
* DO NOT EDIT.
|
7 |
|
|
*
|
8 |
|
|
* Copyright (c) 2005 Xilinx, Inc. All rights reserved.
|
9 |
|
|
*
|
10 |
|
|
* Description: Driver parameters
|
11 |
|
|
*
|
12 |
|
|
*******************************************************************/
|
13 |
|
|
|
14 |
|
|
#define STDIN_BASEADDRESS 0x40600000
|
15 |
|
|
#define STDOUT_BASEADDRESS 0x40600000
|
16 |
|
|
|
17 |
|
|
/******************************************************************/
|
18 |
|
|
|
19 |
|
|
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
|
20 |
|
|
#define XPAR_DLMB_CNTLR_HIGHADDR 0x0000FFFF
|
21 |
|
|
#define XPAR_DATA_BRAM_IF_CNTLR_0_BASEADDR 0x70000000
|
22 |
|
|
#define XPAR_DATA_BRAM_IF_CNTLR_0_HIGHADDR 0x7000FFFF
|
23 |
|
|
#define XPAR_DATA_BRAM_IF_CNTLR_1_BASEADDR 0x70010000
|
24 |
|
|
#define XPAR_DATA_BRAM_IF_CNTLR_1_HIGHADDR 0x7001FFFF
|
25 |
|
|
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
|
26 |
|
|
#define XPAR_ILMB_CNTLR_HIGHADDR 0x0000FFFF
|
27 |
|
|
|
28 |
|
|
/******************************************************************/
|
29 |
|
|
|
30 |
|
|
#define XPAR_XUARTLITE_NUM_INSTANCES 2
|
31 |
|
|
#define XPAR_DEBUG_MODULE_BASEADDR 0x41400000
|
32 |
|
|
#define XPAR_DEBUG_MODULE_HIGHADDR 0x4140FFFF
|
33 |
|
|
#define XPAR_DEBUG_MODULE_DEVICE_ID 0
|
34 |
|
|
#define XPAR_DEBUG_MODULE_BAUDRATE 0
|
35 |
|
|
#define XPAR_DEBUG_MODULE_USE_PARITY 0
|
36 |
|
|
#define XPAR_DEBUG_MODULE_ODD_PARITY 0
|
37 |
|
|
#define XPAR_DEBUG_MODULE_DATA_BITS 0
|
38 |
|
|
#define XPAR_RS232_UART_1_BASEADDR 0x40600000
|
39 |
|
|
#define XPAR_RS232_UART_1_HIGHADDR 0x4060FFFF
|
40 |
|
|
#define XPAR_RS232_UART_1_DEVICE_ID 1
|
41 |
|
|
#define XPAR_RS232_UART_1_BAUDRATE 9600
|
42 |
|
|
#define XPAR_RS232_UART_1_USE_PARITY 0
|
43 |
|
|
#define XPAR_RS232_UART_1_ODD_PARITY 0
|
44 |
|
|
#define XPAR_RS232_UART_1_DATA_BITS 8
|
45 |
|
|
|
46 |
|
|
/******************************************************************/
|
47 |
|
|
|
48 |
|
|
#define XPAR_XSYSACE_MEM_WIDTH 16
|
49 |
|
|
#define XPAR_XSYSACE_NUM_INSTANCES 1
|
50 |
|
|
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x41800000
|
51 |
|
|
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x4180FFFF
|
52 |
|
|
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
|
53 |
|
|
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 16
|
54 |
|
|
|
55 |
|
|
/******************************************************************/
|
56 |
|
|
|
57 |
|
|
#define XPAR_XGPIO_NUM_INSTANCES 3
|
58 |
|
|
#define XPAR_LEDS_4BIT_BASEADDR 0x40020000
|
59 |
|
|
#define XPAR_LEDS_4BIT_HIGHADDR 0x4002FFFF
|
60 |
|
|
#define XPAR_LEDS_4BIT_DEVICE_ID 0
|
61 |
|
|
#define XPAR_LEDS_4BIT_INTERRUPT_PRESENT 0
|
62 |
|
|
#define XPAR_LEDS_4BIT_IS_DUAL 0
|
63 |
|
|
#define XPAR_DIPSWS_4BIT_BASEADDR 0x40040000
|
64 |
|
|
#define XPAR_DIPSWS_4BIT_HIGHADDR 0x4004FFFF
|
65 |
|
|
#define XPAR_DIPSWS_4BIT_DEVICE_ID 1
|
66 |
|
|
#define XPAR_DIPSWS_4BIT_INTERRUPT_PRESENT 0
|
67 |
|
|
#define XPAR_DIPSWS_4BIT_IS_DUAL 0
|
68 |
|
|
#define XPAR_PUSHBUTTONS_5BIT_BASEADDR 0x40000000
|
69 |
|
|
#define XPAR_PUSHBUTTONS_5BIT_HIGHADDR 0x4000FFFF
|
70 |
|
|
#define XPAR_PUSHBUTTONS_5BIT_DEVICE_ID 2
|
71 |
|
|
#define XPAR_PUSHBUTTONS_5BIT_INTERRUPT_PRESENT 0
|
72 |
|
|
#define XPAR_PUSHBUTTONS_5BIT_IS_DUAL 0
|
73 |
|
|
|
74 |
|
|
/******************************************************************/
|
75 |
|
|
|
76 |
|
|
#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
|
77 |
|
|
|
78 |
|
|
/******************************************************************/
|
79 |
|
|
|
80 |
|
|
#define XILFATFS_MAXFILES 5
|
81 |
|
|
#define XILFATFS_BUFCACHE_SIZE 10240
|