1 |
5 |
quickwayne |
/* $Id: xuartlite_l.h,v 1.1 2006-06-23 18:59:00 quickwayne Exp $ */
|
2 |
|
|
/*****************************************************************************
|
3 |
|
|
*
|
4 |
|
|
* XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
|
5 |
|
|
* AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
|
6 |
|
|
* SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE,
|
7 |
|
|
* OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
|
8 |
|
|
* APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
|
9 |
|
|
* THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
|
10 |
|
|
* AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
|
11 |
|
|
* FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
|
12 |
|
|
* WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
|
13 |
|
|
* IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
|
14 |
|
|
* REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
|
15 |
|
|
* INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
16 |
|
|
* FOR A PARTICULAR PURPOSE.
|
17 |
|
|
*
|
18 |
|
|
* (c) Copyright 2002 Xilinx Inc.
|
19 |
|
|
* All rights reserved.
|
20 |
|
|
*
|
21 |
|
|
*****************************************************************************/
|
22 |
|
|
/****************************************************************************/
|
23 |
|
|
/**
|
24 |
|
|
*
|
25 |
|
|
* @file xuartlite_l.h
|
26 |
|
|
*
|
27 |
|
|
* This header file contains identifiers and low-level driver functions (or
|
28 |
|
|
* macros) that can be used to access the device. High-level driver functions
|
29 |
|
|
* are defined in xuartlite.h.
|
30 |
|
|
*
|
31 |
|
|
* <pre>
|
32 |
|
|
* MODIFICATION HISTORY:
|
33 |
|
|
*
|
34 |
|
|
* Ver Who Date Changes
|
35 |
|
|
* ----- ---- -------- -------------------------------------------------------
|
36 |
|
|
* 1.00b rpm 04/25/02 First release
|
37 |
|
|
* 1.00b rpm 07/07/03 Removed references to XUartLite_mGetControlReg macro
|
38 |
|
|
* since the control register is write-only
|
39 |
|
|
* </pre>
|
40 |
|
|
*
|
41 |
|
|
*****************************************************************************/
|
42 |
|
|
|
43 |
|
|
#ifndef XUARTLITE_L_H /* prevent circular inclusions */
|
44 |
|
|
#define XUARTLITE_L_H /* by using protection macros */
|
45 |
|
|
|
46 |
|
|
/***************************** Include Files ********************************/
|
47 |
|
|
|
48 |
|
|
#include "xbasic_types.h"
|
49 |
|
|
#include "xio.h"
|
50 |
|
|
|
51 |
|
|
/************************** Constant Definitions ****************************/
|
52 |
|
|
|
53 |
|
|
/* UART Lite register offsets */
|
54 |
|
|
|
55 |
|
|
#define XUL_RX_FIFO_OFFSET 0 /* receive FIFO, read only */
|
56 |
|
|
#define XUL_TX_FIFO_OFFSET 4 /* transmit FIFO, write only */
|
57 |
|
|
#define XUL_STATUS_REG_OFFSET 8 /* status register, read only */
|
58 |
|
|
#define XUL_CONTROL_REG_OFFSET 12 /* control register, write only */
|
59 |
|
|
|
60 |
|
|
/* control register bit positions */
|
61 |
|
|
|
62 |
|
|
#define XUL_CR_ENABLE_INTR 0x10 /* enable interrupt */
|
63 |
|
|
#define XUL_CR_FIFO_RX_RESET 0x02 /* reset receive FIFO */
|
64 |
|
|
#define XUL_CR_FIFO_TX_RESET 0x01 /* reset transmit FIFO */
|
65 |
|
|
|
66 |
|
|
/* status register bit positions */
|
67 |
|
|
|
68 |
|
|
#define XUL_SR_PARITY_ERROR 0x80
|
69 |
|
|
#define XUL_SR_FRAMING_ERROR 0x40
|
70 |
|
|
#define XUL_SR_OVERRUN_ERROR 0x20
|
71 |
|
|
#define XUL_SR_INTR_ENABLED 0x10 /* interrupt enabled */
|
72 |
|
|
#define XUL_SR_TX_FIFO_FULL 0x08 /* transmit FIFO full */
|
73 |
|
|
#define XUL_SR_TX_FIFO_EMPTY 0x04 /* transmit FIFO empty */
|
74 |
|
|
#define XUL_SR_RX_FIFO_FULL 0x02 /* receive FIFO full */
|
75 |
|
|
#define XUL_SR_RX_FIFO_VALID_DATA 0x01 /* data in receive FIFO */
|
76 |
|
|
|
77 |
|
|
/* the following constant specifies the size of the FIFOs, the size of the
|
78 |
|
|
* FIFOs includes the transmitter and receiver such that it is the total number
|
79 |
|
|
* of bytes that the UART can buffer
|
80 |
|
|
*/
|
81 |
|
|
#define XUL_FIFO_SIZE 16
|
82 |
|
|
|
83 |
|
|
/* Stop bits are fixed at 1. Baud, parity, and data bits are fixed on a
|
84 |
|
|
* per instance basis
|
85 |
|
|
*/
|
86 |
|
|
#define XUL_STOP_BITS 1
|
87 |
|
|
|
88 |
|
|
/* Parity definitions
|
89 |
|
|
*/
|
90 |
|
|
#define XUL_PARITY_NONE 0
|
91 |
|
|
#define XUL_PARITY_ODD 1
|
92 |
|
|
#define XUL_PARITY_EVEN 2
|
93 |
|
|
|
94 |
|
|
/**************************** Type Definitions ******************************/
|
95 |
|
|
|
96 |
|
|
/***************** Macros (Inline Functions) Definitions ********************/
|
97 |
|
|
|
98 |
|
|
/*****************************************************************************
|
99 |
|
|
*
|
100 |
|
|
* Low-level driver macros and functions. The list below provides signatures
|
101 |
|
|
* to help the user use the macros.
|
102 |
|
|
*
|
103 |
|
|
* void XUartLite_mSetControlReg(Xuint32 BaseAddress, Xuint32 Mask)
|
104 |
|
|
* Xuint32 XUartLite_mGetStatusReg(Xuint32 BaseAddress)
|
105 |
|
|
*
|
106 |
|
|
* Xboolean XUartLite_mIsReceiveEmpty(Xuint32 BaseAddress)
|
107 |
|
|
* Xboolean XUartLite_mIsTransmitFull(Xuint32 BaseAddress)
|
108 |
|
|
* Xboolean XUartLite_mIsIntrEnabled(Xuint32 BaseAddress)
|
109 |
|
|
*
|
110 |
|
|
* void XUartLite_mEnableIntr(Xuint32 BaseAddress)
|
111 |
|
|
* void XUartLite_mDisableIntr(Xuint32 BaseAddress)
|
112 |
|
|
*
|
113 |
|
|
* void XUartLite_SendByte(Xuint32 BaseAddress, Xuint8 Data);
|
114 |
|
|
* Xuint8 XUartLite_RecvByte(Xuint32 BaseAddress);
|
115 |
|
|
*
|
116 |
|
|
*****************************************************************************/
|
117 |
|
|
|
118 |
|
|
/****************************************************************************/
|
119 |
|
|
/**
|
120 |
|
|
*
|
121 |
|
|
* Set the contents of the control register. Use the XUL_CR_* constants defined
|
122 |
|
|
* above to create the bit-mask to be written to the register.
|
123 |
|
|
*
|
124 |
|
|
* @param BaseAddress is the base address of the device
|
125 |
|
|
* @param Mask is the 32-bit value to write to the control register
|
126 |
|
|
*
|
127 |
|
|
* @return None.
|
128 |
|
|
*
|
129 |
|
|
* @note None.
|
130 |
|
|
*
|
131 |
|
|
*****************************************************************************/
|
132 |
|
|
#define XUartLite_mSetControlReg(BaseAddress, Mask) \
|
133 |
|
|
XIo_Out32((BaseAddress) + XUL_CONTROL_REG_OFFSET, (Mask))
|
134 |
|
|
|
135 |
|
|
|
136 |
|
|
/****************************************************************************/
|
137 |
|
|
/**
|
138 |
|
|
*
|
139 |
|
|
* Get the contents of the status register. Use the XUL_SR_* constants defined
|
140 |
|
|
* above to interpret the bit-mask returned.
|
141 |
|
|
*
|
142 |
|
|
* @param BaseAddress is the base address of the device
|
143 |
|
|
*
|
144 |
|
|
* @return A 32-bit value representing the contents of the status register.
|
145 |
|
|
*
|
146 |
|
|
* @note None.
|
147 |
|
|
*
|
148 |
|
|
*****************************************************************************/
|
149 |
|
|
#define XUartLite_mGetStatusReg(BaseAddress) \
|
150 |
|
|
XIo_In32((BaseAddress) + XUL_STATUS_REG_OFFSET)
|
151 |
|
|
|
152 |
|
|
|
153 |
|
|
/****************************************************************************/
|
154 |
|
|
/**
|
155 |
|
|
*
|
156 |
|
|
* Check to see if the receiver has data.
|
157 |
|
|
*
|
158 |
|
|
* @param BaseAddress is the base address of the device
|
159 |
|
|
*
|
160 |
|
|
* @return XTRUE if the receiver is empty, XFALSE if there is data present.
|
161 |
|
|
*
|
162 |
|
|
* @note None.
|
163 |
|
|
*
|
164 |
|
|
*****************************************************************************/
|
165 |
|
|
#define XUartLite_mIsReceiveEmpty(BaseAddress) \
|
166 |
|
|
((XUartLite_mGetStatusReg((BaseAddress)) & XUL_SR_RX_FIFO_VALID_DATA) != \
|
167 |
|
|
XUL_SR_RX_FIFO_VALID_DATA)
|
168 |
|
|
|
169 |
|
|
|
170 |
|
|
/****************************************************************************/
|
171 |
|
|
/**
|
172 |
|
|
*
|
173 |
|
|
* Check to see if the transmitter is full.
|
174 |
|
|
*
|
175 |
|
|
* @param BaseAddress is the base address of the device
|
176 |
|
|
*
|
177 |
|
|
* @return XTRUE if the transmitter is full, XFALSE otherwise.
|
178 |
|
|
*
|
179 |
|
|
* @note None.
|
180 |
|
|
*
|
181 |
|
|
*****************************************************************************/
|
182 |
|
|
#define XUartLite_mIsTransmitFull(BaseAddress) \
|
183 |
|
|
((XUartLite_mGetStatusReg((BaseAddress)) & XUL_SR_TX_FIFO_FULL) == \
|
184 |
|
|
XUL_SR_TX_FIFO_FULL)
|
185 |
|
|
|
186 |
|
|
|
187 |
|
|
/****************************************************************************/
|
188 |
|
|
/**
|
189 |
|
|
*
|
190 |
|
|
* Check to see if the interrupt is enabled.
|
191 |
|
|
*
|
192 |
|
|
* @param BaseAddress is the base address of the device
|
193 |
|
|
*
|
194 |
|
|
* @return XTRUE if the interrupt is enabled, XFALSE otherwise.
|
195 |
|
|
*
|
196 |
|
|
* @note None.
|
197 |
|
|
*
|
198 |
|
|
*****************************************************************************/
|
199 |
|
|
#define XUartLite_mIsIntrEnabled(BaseAddress) \
|
200 |
|
|
((XUartLite_mGetStatusReg((BaseAddress)) & XUL_SR_INTR_ENABLED) == \
|
201 |
|
|
XUL_SR_INTR_ENABLED)
|
202 |
|
|
|
203 |
|
|
|
204 |
|
|
/****************************************************************************/
|
205 |
|
|
/**
|
206 |
|
|
*
|
207 |
|
|
* Enable the device interrupt. We cannot read the control register, so we
|
208 |
|
|
* just write the enable interrupt bit and clear all others. Since the only
|
209 |
|
|
* other ones are the FIFO reset bits, this works without side effects.
|
210 |
|
|
*
|
211 |
|
|
* @param BaseAddress is the base address of the device
|
212 |
|
|
*
|
213 |
|
|
* @return None.
|
214 |
|
|
*
|
215 |
|
|
* @note None.
|
216 |
|
|
*
|
217 |
|
|
*****************************************************************************/
|
218 |
|
|
#define XUartLite_mEnableIntr(BaseAddress) \
|
219 |
|
|
XUartLite_mSetControlReg((BaseAddress), XUL_CR_ENABLE_INTR)
|
220 |
|
|
|
221 |
|
|
|
222 |
|
|
/****************************************************************************/
|
223 |
|
|
/**
|
224 |
|
|
*
|
225 |
|
|
* Disable the device interrupt. We cannot read the control register, so we
|
226 |
|
|
* just clear all bits. Since the only other ones are the FIFO reset bits,
|
227 |
|
|
* this works without side effects.
|
228 |
|
|
*
|
229 |
|
|
* @param BaseAddress is the base address of the device
|
230 |
|
|
*
|
231 |
|
|
* @return None.
|
232 |
|
|
*
|
233 |
|
|
* @note None.
|
234 |
|
|
*
|
235 |
|
|
*****************************************************************************/
|
236 |
|
|
#define XUartLite_mDisableIntr(BaseAddress) \
|
237 |
|
|
XUartLite_mSetControlReg((BaseAddress), 0)
|
238 |
|
|
|
239 |
|
|
|
240 |
|
|
/************************** Function Prototypes *****************************/
|
241 |
|
|
|
242 |
|
|
void XUartLite_SendByte(Xuint32 BaseAddress, Xuint8 Data);
|
243 |
|
|
Xuint8 XUartLite_RecvByte(Xuint32 BaseAddress);
|
244 |
|
|
|
245 |
|
|
|
246 |
|
|
#endif /* end of protection macro */
|
247 |
|
|
|