OpenCores
URL https://opencores.org/ocsvn/mb-jpeg/mb-jpeg/trunk

Subversion Repositories mb-jpeg

[/] [mb-jpeg/] [tags/] [STEP1_1/] [system_incl.make] - Blame information for rev 66

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 quickwayne
#################################################################
2
# Makefile generated by Xilinx Platform Studio
3
# Project:D:\mb-jpeg\system.xmp
4
#################################################################
5
 
6 5 quickwayne
XILINX_EDK_DIR = C:/EDK
7 4 quickwayne
 
8
SYSTEM = system
9
 
10
MHSFILE = system.mhs
11
 
12
MSSFILE = system.mss
13
 
14
FPGA_ARCH = virtex2p
15
 
16
DEVICE = xc2vp30ff896-7
17
 
18
LANGUAGE = vhdl
19
 
20
SEARCHPATHOPT =  -lp D:/XilinxXUP/lib/
21
 
22
SUBMODULE_OPT =
23
 
24
PLATGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(SUBMODULE_OPT)
25
 
26
LIBGEN_OPTIONS = -mhs $(MHSFILE) -p $(DEVICE) $(SEARCHPATHOPT) \
27
                   $(MICROBLAZE_0_LIBG_OPT)
28
 
29
VPGEN_OPTIONS = -p $(DEVICE) $(SEARCHPATHOPT)
30
 
31 12 quickwayne
TESTBENCH1_OUTPUT_DIR = Testbench1
32
TESTBENCH1_OUTPUT = $(TESTBENCH1_OUTPUT_DIR)/executable.elf
33 4 quickwayne
 
34
MICROBLAZE_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop.elf
35
PPC405_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc405/ppc_bootloop.elf
36 5 quickwayne
PPC440_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc440/ppc440_bootloop.elf
37 4 quickwayne
BOOTLOOP_DIR = bootloops
38
 
39
MICROBLAZE_0_BOOTLOOP = $(BOOTLOOP_DIR)/microblaze_0.elf
40
MICROBLAZE_0_XMDSTUB = microblaze_0/code/xmdstub.elf
41
 
42 12 quickwayne
BRAMINIT_ELF_FILES =  $(TESTBENCH1_OUTPUT)
43
BRAMINIT_ELF_FILE_ARGS =   -pe microblaze_0 $(TESTBENCH1_OUTPUT)
44 4 quickwayne
 
45 12 quickwayne
ALL_USER_ELF_FILES = $(TESTBENCH1_OUTPUT)
46 4 quickwayne
 
47
SIM_CMD = vsim
48
 
49
BEHAVIORAL_SIM_SCRIPT = simulation/behavioral/$(SYSTEM).do
50
 
51
STRUCTURAL_SIM_SCRIPT = simulation/structural/$(SYSTEM).do
52
 
53
TIMING_SIM_SCRIPT = simulation/timing/$(SYSTEM).do
54
 
55
DEFAULT_SIM_SCRIPT = $(BEHAVIORAL_SIM_SCRIPT)
56
 
57
MIX_LANG_SIM_OPT = -mixed yes
58
 
59
SIMGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(SUBMODULE_OPT) $(BRAMINIT_ELF_FILE_ARGS) $(MIX_LANG_SIM_OPT)  -s mti
60
 
61
MICROBLAZE_0_XMDSTUB = microblaze_0/code/xmdstub.elf
62
 
63
LIBRARIES =  \
64
       microblaze_0/lib/libxil.a
65
VPEXEC = virtualplatform/vpexec.exe
66
 
67
LIBSCLEAN_TARGETS = microblaze_0_libsclean
68
 
69 12 quickwayne
PROGRAMCLEAN_TARGETS = Testbench1_programclean
70 4 quickwayne
 
71
CORE_STATE_DEVELOPMENT_FILES =
72
 
73
WRAPPER_NGC_FILES = implementation/microblaze_0_wrapper.ngc \
74
implementation/mb_opb_wrapper.ngc \
75
implementation/debug_module_wrapper.ngc \
76
implementation/ilmb_wrapper.ngc \
77
implementation/dlmb_wrapper.ngc \
78
implementation/dlmb_cntlr_wrapper.ngc \
79
implementation/ilmb_cntlr_wrapper.ngc \
80
implementation/lmb_bram_wrapper.ngc \
81
implementation/rs232_uart_1_wrapper.ngc \
82
implementation/sysace_compactflash_wrapper.ngc \
83
implementation/leds_4bit_wrapper.ngc \
84
implementation/dipsws_4bit_wrapper.ngc \
85
implementation/pushbuttons_5bit_wrapper.ngc \
86
implementation/dcm_0_wrapper.ngc \
87
implementation/data_bram_0_wrapper.ngc \
88
implementation/data_bram_if_cntlr_0_wrapper.ngc \
89
implementation/data_bram_1_wrapper.ngc \
90
implementation/data_bram_if_cntlr_1_wrapper.ngc
91
 
92
POSTSYN_NETLIST = implementation/$(SYSTEM).ngc
93
 
94
SYSTEM_BIT = implementation/$(SYSTEM).bit
95
 
96
DOWNLOAD_BIT = implementation/download.bit
97
 
98
SYSTEM_ACE = implementation/$(SYSTEM).ace
99
 
100
UCF_FILE = data/system.ucf
101
 
102
BMM_FILE = implementation/$(SYSTEM).bmm
103
 
104
BITGEN_UT_FILE = etc/bitgen.ut
105
 
106 5 quickwayne
XFLOW_OPT_FILE = etc/fast_runtime.opt
107
XFLOW_DEPENDENCY = __xps/xpsxflow.opt $(XFLOW_OPT_FILE)
108
 
109
FPGA_IMP_DEPENDENCY = $(BMM_FILE) $(POSTSYN_NETLIST) $(UCF_FILE) $(BITGEN_UT_FILE) $(XFLOW_DEPENDENCY)
110
 
111 4 quickwayne
#################################################################
112 12 quickwayne
# SOFTWARE APPLICATION TESTBENCH1
113 4 quickwayne
#################################################################
114
 
115 12 quickwayne
TESTBENCH1_SOURCES = testbench1/tb1.c
116 4 quickwayne
 
117 12 quickwayne
TESTBENCH1_HEADERS = testbench1/tb1.h
118 4 quickwayne
 
119 12 quickwayne
TESTBENCH1_CC = mb-gcc
120
TESTBENCH1_CC_SIZE = mb-size
121
TESTBENCH1_CC_OPT = -O2
122
TESTBENCH1_CFLAGS =
123
TESTBENCH1_CC_SEARCH = # -B
124
TESTBENCH1_LIBPATH = -L./microblaze_0/lib/ # -L
125
TESTBENCH1_INCLUDES = -I./microblaze_0/include/  -Itestbench1/ # -I
126
TESTBENCH1_LFLAGS = # -l
127
TESTBENCH1_CC_PREPROC_FLAG = # -Wp,
128
TESTBENCH1_CC_ASM_FLAG = # -Wa,
129
TESTBENCH1_CC_LINKER_FLAG = # -Wl,
130
TESTBENCH1_LINKER_SCRIPT = Testbench1_linker_script.ld
131
TESTBENCH1_LINKER_SCRIPT_FLAG = -Wl,-T -Wl,$(TESTBENCH1_LINKER_SCRIPT)
132
TESTBENCH1_CC_DEBUG_FLAG =  -g
133
TESTBENCH1_CC_PROFILE_FLAG = # -pg
134
TESTBENCH1_CC_GLOBPTR_FLAG= # -mxl-gp-opt
135
TESTBENCH1_MODE = executable
136
TESTBENCH1_LIBG_OPT = -$(TESTBENCH1_MODE) microblaze_0
137
TESTBENCH1_CC_SOFTMUL_FLAG= -mno-xl-soft-mul
138
TESTBENCH1_CC_START_ADDR_FLAG=  # -Wl,-defsym -Wl,_TEXT_START_ADDR=
139
TESTBENCH1_CC_STACK_SIZE_FLAG=  # -Wl,-defsym -Wl,_STACK_SIZE=
140
TESTBENCH1_CC_HEAP_SIZE_FLAG=  # -Wl,-defsym -Wl,_HEAP_SIZE=
141
TESTBENCH1_OTHER_CC_FLAGS= $(TESTBENCH1_CC_GLOBPTR_FLAG)  \
142
                  $(TESTBENCH1_CC_START_ADDR_FLAG) $(TESTBENCH1_CC_STACK_SIZE_FLAG) $(TESTBENCH1_CC_HEAP_SIZE_FLAG)  \
143
                  $(TESTBENCH1_CC_SOFTMUL_FLAG)  \
144
                  $(TESTBENCH1_CC_PREPROC_FLAG) $(TESTBENCH1_CC_ASM_FLAG) $(TESTBENCH1_CC_LINKER_FLAG)  \
145
                  $(TESTBENCH1_LINKER_SCRIPT_FLAG) $(TESTBENCH1_CC_DEBUG_FLAG) $(TESTBENCH1_CC_PROFILE_FLAG)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.