URL https://opencores.org/ocsvn/mblite/mblite/trunk

Subversion Repositories mblite

[/] [mblite/] [trunk/] [tb/] [rom_bra_unc_imm.mem] - Blame information for rev 2

Details | Compare with Previous | View Log


// memory data file (do not edit the following line - required for mem load use)
// 0 BR R12      PC=3
// 1 BRD R16     PC=5
// 2 NOP
// 3 BRLD R1,R12 R1=PC=6
// 4 NOP
// 5 BRA R31     PC=8
// 6 BRAD R4     PC=1
// 7 NOP
// 8 BRALD R0    R1=PC=0
// 9 NOP
// Execution order: 0-3-6-1-5-8-...
// format=hex addressradix=h dataradix=h version=1.0 wordsperline=1
@00000000
B800000C
B8100010
00000000
B834000C
00000000
B8080020
B8180004
00000000
B83C0000
00000000
00000000

Line No.	Rev	Author	Line
1	2	takar	`// memory data file (do not edit the following line - required for mem load use)`
2			`// 0 BR R12 PC=3`
3			`// 1 BRD R16 PC=5`
4			`// 2 NOP`
5			`// 3 BRLD R1,R12 R1=PC=6`
6			`// 4 NOP`
7			`// 5 BRA R31 PC=8`
8			`// 6 BRAD R4 PC=1`
9			`// 7 NOP`
10			`// 8 BRALD R0 R1=PC=0`
11			`// 9 NOP`
12			`// Execution order: 0-3-6-1-5-8-...`
13			`// format=hex addressradix=h dataradix=h version=1.0 wordsperline=1`
14			`@00000000`
15			`B800000C`
16			`B8100010`
17			`00000000`
18			`B834000C`
19			`00000000`
20			`B8080020`
21			`B8180004`
22			`00000000`
23			`B83C0000`
24			`00000000`
25			`00000000`

Browse

Tools

Subversion Repositories mblite

[/] [mblite/] [trunk/] [tb/] [rom_bra_unc_imm.mem] - Blame information for rev 2