OpenCores
URL https://opencores.org/ocsvn/mdct/mdct/trunk

Subversion Repositories mdct

[/] [mdct/] [trunk/] [source/] [testbench/] [RUNSIM_TIMING.DO] - Blame information for rev 24

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mikel262
#-----------------------------------------------------------------------------#
2
#                                                                             #
3
#                         M A C R O    F I L E                                #
4
#                          COPYRIGHT (C) 2006                                 #
5
#                                                                             #
6
#-----------------------------------------------------------------------------#
7
#-
8
#- Title       : RUNSIM_TIMING.DO
9
#- Design      : MDCT Core
10
#- Author      : Michal Krepa
11
#-
12
#-----------------------------------------------------------------------------
13
#-
14
#- File        : RUNSIM_TIMING.DO
15
#- Created     : Sat Apr 12 2006
16
#-
17
#-----------------------------------------------------------------------------
18
#-
19
#-  Description : ModelSim macro for running simulation (timing)
20
#-
21
#-----------------------------------------------------------------------------
22
 
23
# -------------------------------------------------------------------------- #
24
# Start simulation                                                           #
25
# -------------------------------------------------------------------------- #
26 18 mikel262
  do SOURCE/TESTBENCH/COMPILE_TIMING.DO
27 2 mikel262
 
28 18 mikel262
  vsim -t ps -sdftyp /tb_mdct/u_mdct=SYNTHESIS/PRECISION/PROJECT_1_IMPL_1/MDCT_OUT.SDF WORK.CONF_MDCT_TIMING
29
  do SOURCE/TESTBENCH/WAVE_TIM.DO
30 2 mikel262
 
31
  while {[exa testend_s] == "false"} {run 1 ms}
32
 
33
# -------------------------------------------------------------------------- #
34
# End of simulation                                                          #
35
# -------------------------------------------------------------------------- #
36
 
37
  #quit -sim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.