OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [160b3ver/] [dp160b3b.v] - Blame information for rev 28

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 rudi
/*
2
 INTEL DEVELOPER'S SOFTWARE LICENSE AGREEMENT
3
 
4
BY USING THIS SOFTWARE, YOU ARE AGREEING TO BE BOUND BY THE TERMS OF
5
THIS AGREEMENT.  DO NOT USE THE SOFTWARE UNTIL YOU HAVE CAREFULLY READ
6
AND AGREED TO THE FOLLOWING TERMS AND CONDITIONS.  IF YOU DO NOT AGREE
7
TO THE TERMS OF THIS AGREEMENT, PROMPTLY RETURN THE SOFTWARE PACKAGE AND
8
ANY ACCOMPANYING ITEMS.
9
 
10
IF YOU USE THIS SOFTWARE, YOU WILL BE BOUND BY THE TERMS OF THIS
11
AGREEMENT
12
 
13
LICENSE: Intel Corporation ("Intel") grants you the non-exclusive right
14
to use the enclosed software program ("Software").  You will not use,
15
copy, modify, rent, sell or transfer the Software or any portion
16
thereof, except as provided in this Agreement.
17
 
18
System OEM Developers may:
19
1.      Copy the Software for support, backup or archival purposes;
20
2.      Install, use, or distribute Intel owned Software in object code
21
        only;
22
3.      Modify and/or use Software source code that Intel directly makes
23
        available to you as an OEM Developer;
24
4.      Install, use, modify, distribute, and/or make or have made
25
        derivatives ("Derivatives") of Intel owned Software under the
26
        terms and conditions in this Agreement, ONLY if you are a System
27
        OEM Developer and NOT an end-user.
28
 
29
RESTRICTIONS:
30
 
31
YOU WILL NOT:
32
1.      Copy the Software, in whole or in part, except as provided for
33
        in this Agreement;
34
2.      Decompile or reverse engineer any Software provided in object
35
        code format;
36
3.      Distribute any Software or Derivative code to any end-users,
37
        unless approved by Intel in a prior writing.
38
 
39
TRANSFER: You may transfer the Software to another OEM Developer if the
40
receiving party agrees to the terms of this Agreement at the sole risk
41
of any receiving party.
42
 
43
OWNERSHIP AND COPYRIGHT OF SOFTWARE: Title to the Software and all
44
copies thereof remain with Intel or its vendors.  The Software is
45
copyrighted and is protected by United States and international
46
copyright laws.  You will not remove the copyright notice from the
47
Software.  You agree to prevent any unauthorized copying of the
48
Software.
49
 
50
DERIVATIVE WORK: OEM Developers that make or have made Derivatives will
51
not be required to provide Intel with a copy of the source or object
52
code.  OEM Developers shall be authorized to use, market, sell, and/or
53
distribute Derivatives to other OEM Developers at their own risk and
54
expense. Title to Derivatives and all copies thereof shall be in the
55
particular OEM Developer creating the Derivative.  Such OEMs shall
56
remove the Intel copyright notice from all Derivatives if such notice is
57
contained in the Software source code.
58
 
59
DUAL MEDIA SOFTWARE: If the Software package contains multiple media,
60
you may only use the medium appropriate for your system.
61
 
62
WARRANTY: Intel warrants that it has the right to license you to use,
63
modify, or distribute the Software as provided in this Agreement. The
64
Software is provided "AS IS".  Intel makes no representations to
65
upgrade, maintain, or support the Software at any time. Intel warrants
66
that the media on which the Software is furnished will be free from
67
defects in material and workmanship for a period of one (1) year from
68
the date of purchase.  Upon return of such defective media, Intel's
69
entire liability and your exclusive remedy shall be the replacement of
70
the Software.
71
 
72
THE ABOVE WARRANTIES ARE THE ONLY WARRANTIES OF ANY KIND, EITHER EXPRESS
73
OR IMPLIED, INCLUDING WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY
74
PARTICULAR PURPOSE.
75
 
76
LIMITATION OF LIABILITY: NEITHER INTEL NOR ITS VENDORS OR AGENTS SHALL
77
BE LIABLE FOR ANY LOSS OF PROFITS, LOSS OF USE, LOSS OF DATA,
78
INTERRUPTION OF BUSINESS, NOR FOR INDIRECT, SPECIAL, INCIDENTAL OR
79
CONSEQUENTIAL DAMAGES OF ANY KIND WHETHER UNDER THIS AGREEMENT OR
80
OTHERWISE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
81
 
82
TERMINATION OF THIS LICENSE: Intel reserves the right to conduct or have
83
conducted audits to verify your compliance with this Agreement.  Intel
84
may terminate this Agreement at any time if you are in breach of any of
85
its terms and conditions.  Upon termination, you will immediately
86
destroy, and certify in writing the destruction of, the Software or
87
return all copies of the Software and documentation to Intel.
88
 
89
U.S. GOVERNMENT RESTRICTED RIGHTS: The Software and documentation were
90
developed at private expense and are provided with "RESTRICTED RIGHTS".
91
Use, duplication or disclosure by the Government is subject to
92
restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq.
93
or its successor.
94
 
95
EXPORT LAWS: You agree that the distribution and export/re-export of the
96
Software is in compliance with the laws, regulations, orders or other
97
restrictions of the U.S. Export Administration Regulations.
98
 
99
APPLICABLE LAW: This Agreement is governed by the laws of the State of
100
California and the United States, including patent and copyright laws.
101
Any claim arising out of this Agreement will be brought in Santa Clara
102
County, California.
103
 
104
*/
105
 
106
//****************************************************************************
107
// This file contains the paramenters which define the part for the
108
// Smart 3 Advanced Boot Block memory model (adv_bb.v).  The '2.7V Vcc Timing'
109
// parameters are representative of the 28F160B3-120 operating at 2.7-3.6V Vcc.
110
// These parameters need to be changed if the 28F160B3-150 operating at
111
// 2.7-3.6V Vcc is to be modeled.  The parameters were taken from the Smart 3 
112
// Advanced Boot Block Flash Memory Family datasheet (Order Number 290580).
113
 
114
// This file must be loaded before the main model, as it contains
115
// definitions required by the model.
116
 
117
//28F160B3-B
118
 
119
`define BlockFileBegin  "f160b3b.bkb"   //starting addresses of each block
120
`define BlockFileEnd    "f160b3b.bke"   //ending addresses of each block
121
`define BlockFileType   "f160b3b.bkt"   //block types
122
 
123
//Available Vcc supported by the device.
124
`define VccLevels       4       //Bit 0 - 5V, Bit 1 = 3.3V, Bit 2 = 2.7V
125
 
126
`define AddrSize        20          //number of address pins
127
`define MaxAddr         `AddrSize'hFFFFF    // device ending address
128
`define MainArraySize   0:`MaxAddr  //array definition in bytes
129
                                    //include A-1 for 8 bit mode
130
`define MaxOutputs      16          //number of output pins
131
`define NumberOfBlocks  39          //number of blocks in the array
132
 
133
`define ID_DeviceCodeB      'h8891  //160B3 Bottom
134
`define ID_ManufacturerB    'h0089
135
 
136
// Timing parameters.  See the data sheet for definition of the parameter.
137
// Only the WE# controlled write timing parameters are used since their
138
// respective CE# controlled write timing parameters have the same value.
139
// The model does not differentiate between the two types of writes.
140
 
141
//2.7V Vcc Timing
142
`define TAVAV_27            120
143
`define TAVQV_27            120
144
`define TELQV_27            120
145
`define TPHQV_27            600
146
`define TGLQV_27             65
147
`define TELQX_27              0
148
`define TEHQZ_27             55
149
`define TGLQX_27              0
150
`define TGHQZ_27             45
151
`define TOH_27                0
152
`define TPHWL_27            600
153
`define TWLWH_27             90
154
`define TDVWH_27             70
155
`define TAVWH_27             90
156
`define TWHDX_27              0
157
`define TWHAX_27              0
158
`define TWHWL_27             30
159
`define TVPWH_27            200
160
 
161
// The following constants control how long it take an algorithm to run
162
// to scale all times together (for making simulation run faster
163
// change the constant later listed as TimerPeriod.  The actual delays
164
// are TimerPeriod*xxx_Time, except for the suspend latency times.
165
 
166
`define TimerPeriod_        1000    //1 usec = 1000ns  requires for
167
                                    //following times to be accurate
168
 
169
// The typical values given in the datasheet are used.
170
 
171
// reducing the following will reduce simulation time
172
 
173
//2.7V Vcc, 12V Vpp
174
`define AC_ProgramTime_Word_27_12      8       //usecs
175
`define AC_EraseTime_Param_27_12       800000  //0.8secs
176
`define AC_EraseTime_Main_27_12        1100000 //1.1secs
177
 //Latency times are NOT multiplied by TimerPeriod_
178
`define AC_Program_Suspend_27_12       5000    //5 usecs
179
`define AC_Erase_Suspend_27_12         10000   //10 usecs
180
 
181
//2.7V Vcc 2.7V Vpp
182
`define AC_ProgramTime_Word_27_27      22       //usecs
183
`define AC_EraseTime_Param_27_27       1000000  //1sec
184
`define AC_EraseTime_Main_27_27        1800000  //1.8secs
185
 //Latency times are NOT multiplied by TimerPeriod_
186
`define AC_Program_Suspend_27_27       6000     //6 usecs
187
`define AC_Erase_Suspend_27_27         13000    //13 usecs

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.