OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [sdram_models/] [2Mx32/] [bank0.txt] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 rudi
00
2
01
3
02
4
03
5
04
6
05
7
06
8
07
9
08
10
09
11
0a
12
0b
13
0c
14
0d
15
0e
16
0f
17
10
18
11
19
12
20
13
21
14
22
15
23
16
24
17
25
18
26
19
27
1a
28
1b
29
1c
30
1d
31
1e
32
1f
33
20
34
21
35
22
36
23
37
24
38
25
39
26
40
27
41
28
42
29
43
2a
44
2b
45
2c
46
2d
47
2e
48
2f
49
30
50
31

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.