OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [sdram_models/] [2Mx32/] [bank2.txt] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 rudi
64
2
65
3
66
4
67
5
68
6
69
7
6a
8
6b
9
6c
10
6d
11
6e
12
6f
13
70
14
71
15
72
16
73
17
74
18
75
19
76
20
77
21
78
22
79
23
7a
24
7b
25
7c
26
7d
27
7e
28
7f
29
80
30
81
31
82
32
83
33
84
34
85
35
86
36
87
37
88
38
89
39
8a
40
8b
41
8c
42
8d
43
8e
44
8f
45
90
46
91
47
92
48
93
49
94
50
95

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.