OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [sdram_models/] [4Mx16/] [bank3.txt] - Blame information for rev 28

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 rudi
96
2
97
3
98
4
99
5
9a
6
9b
7
9c
8
9d
9
9e
10
9f
11
a0
12
a1
13
a2
14
a3
15
a4
16
a5
17
a6
18
a7
19
a8
20
a9
21
aa
22
ab
23
ac
24
ad
25
ae
26
af
27
b0
28
b1
29
b2
30
b3
31
b4
32
b5
33
b6
34
b7
35
b8
36
b9
37
ba
38
bb
39
bc
40
bd
41
be
42
bf
43
c0
44
c1
45
c2
46
c3
47
c4
48
c5
49
c6
50
c7

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.