URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [test_bench_top.v] - Blame information for rev 14

Go to most recent revision | Details | Compare with Previous | View Log


/////////////////////////////////////////////////////////////////////
////                                                             ////
////  Top Level Test Bench                                       ////
////                                                             ////
////                                                             ////
////  Author: Rudolf Usselmann                                   ////
////          rudi@asics.ws                                      ////
////                                                             ////
////                                                             ////
////  Downloaded from: http://www.opencores.org/cores/mem_ctrl/  ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
////                                                             ////
//// Copyright (C) 2000 Rudolf Usselmann                         ////
////                    rudi@asics.ws                            ////
////                                                             ////
//// This source file may be used and distributed without        ////
//// restriction provided that this copyright statement is not   ////
//// removed from the file and that any derivative work contains ////
//// the original copyright notice and the associated disclaimer.////
////                                                             ////
////     THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY     ////
//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED   ////
//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS   ////
//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR      ////
//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,         ////
//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES    ////
//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE   ////
//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR        ////
//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF  ////
//// LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT  ////
//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  ////
//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE         ////
//// POSSIBILITY OF SUCH DAMAGE.                                 ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
 
//  CVS Log
//
//  $Id: test_bench_top.v,v 1.4 2001-11-11 01:52:02 rudi Exp $
//
//  $Date: 2001-11-11 01:52:02 $
//  $Revision: 1.4 $
//  $Author: rudi $
//  $Locker:  $
//  $State: Exp $
//
// Change History:
//               $Log: not supported by cvs2svn $
//               Revision 1.3  2001/09/02 02:29:43  rudi
//
//               Fixed the TMS register setup to be tight and correct.
//
//               Revision 1.2  2001/08/10 08:16:21  rudi
//
//               - Changed IO names to be more clear.
//               - Uniquifyed define names to be core specific.
//               - Removed "Refresh Early" configuration
//
//               Revision 1.1  2001/07/29 07:34:40  rudi
//
//
//               1) Changed Directory Structure
//               2) Fixed several minor bugs
//
//               Revision 1.2  2001/06/03 11:34:18  rudi
//               *** empty log message ***
//
//               Revision 1.1.1.1  2001/05/13 09:36:32  rudi
//               Created Directory Structure
//
//
//
//                        
 
`include "mc_defines.v"
 
module test;
 
reg             clk;
reg             rst;
 
// IO Prototypes
 
wire    [31:0]   wb_data_i;
wire    [31:0]   wb_data_o;
wire    [31:0]   wb_addr_i;
wire    [3:0]    wb_sel_i;
wire            wb_we_i;
wire            wb_cyc_i;
wire            wb_stb_i;
wire            wb_ack_o;
wire            wb_err_o;
wire            wb_rty_o;
 
reg             susp_req, resume_req;
wire            suspended;
wire    [31:0]   poc;
 
reg             mc_clk;
reg             mc_br;
wire            mc_bg;
wire            mc_ack;
wire    [23:0]   mc_addr;
wire    [31:0]   mc_data_i;
wire    [31:0]   mc_data_o;
wire    [3:0]    mc_dp_i;
wire    [3:0]    mc_dp_o;
wire            mc_data_oe;
wire    [3:0]    mc_dqm;
wire            mc_oe_;
wire            mc_we_;
wire            mc_cas_;
wire            mc_ras_;
wire            mc_cke_;
wire    [7:0]    mc_cs_;
wire            mc_sts;
wire            mc_rp_;
wire            mc_vpen;
wire            mc_adsc_;
wire            mc_adv_;
wire            mc_zz;
wire            mc_c_oe;
 
 
// Test Bench Variables
reg     [31:0]   wd_cnt;
integer         error_cnt;
integer         verbose;
integer         poc_mode;
reg             wb_err_check_dis;
integer         LVL;
 
integer cyc_cnt;
integer ack_cnt;
 
// Misc Variables
 
integer         n,m;
 
reg     [31:0]   data;
 
reg     [31:0]   buffer32;
integer         del, size;
reg     [7:0]    mode;
reg     [2:0]    bs;
integer         sz_inc;
integer         read, write;
integer         done;
integer         adr;
 
/////////////////////////////////////////////////////////////////////
//
// Defines 
//
 
`define MEM_BASE        32'h0000_0000
`define MEM_BASE1       32'h0400_0000
`define MEM_BASE2       32'h0800_0000
`define MEM_BASE3       32'h0c00_0000
`define MEM_BASE4       32'h1000_0000
`define MEM_BASE5       32'h1400_0000
`define MEM_BASE6       32'h1800_0000
`define REG_BASE        32'h6000_0000
 
`define CSR             8'h00
`define POC             8'h04
`define BA_MASK         8'h08
 
`define CSC0            8'h10
`define TMS0            8'h14
`define CSC1            8'h18
`define TMS1            8'h1c
`define CSC2            8'h20
`define TMS2            8'h24
`define CSC3            8'h28
`define TMS3            8'h2c
`define CSC4            8'h30
`define TMS4            8'h34
`define CSC5            8'h38
`define TMS5            8'h3c
`define CSC6            8'h40
`define TMS6            8'h44
`define CSC7            8'h48
`define TMS7            8'h4c
 
/////////////////////////////////////////////////////////////////////
//
// Simulation Initialization and Start up Section
//
 
`define SDRAM0          1
`define SRAM            1
`define MULTI_SDRAM     1
`define FLASH           1
`define MICRON          1
 
initial
   begin
        $display("\n\n");
        $display("*****************************************************");
        $display("* WISHBONE Memory Controller Simulation started ... *");
        $display("*****************************************************");
        $display("\n");
`ifdef WAVES
        $shm_open("waves");
        $shm_probe("AS",test,"AS");
        $display("INFO: Signal dump enabled ...\n\n");
`endif
        poc_mode = 1;
        #1;
        poc_mode = 0;
        wb_err_check_dis=0;
        cyc_cnt = 0;
        ack_cnt = 0;
        wd_cnt = 0;
        error_cnt = 0;
        clk = 1;
        mc_clk = 0;
        rst = 1;
        susp_req = 0;
        resume_req = 0;
        verbose = 1;
        mc_br = 0;
 
        repeat(11)      @(posedge clk);
        #1;
        rst = 0;
        repeat(10)      @(posedge clk);
 
        // HERE IS WHERE THE TEST CASES GO ...
 
if(0)    // Full Regression Run
   begin
$display(" ......................................................");
$display(" :                                                    :");
$display(" :    Long Regression Run ...                         :");
$display(" :....................................................:");
        verbose = 0;
`ifdef FLASH
        boot(0);
`endif
 
        m0.wb_wr1(`REG_BASE + `CSC3,    4'hf, 32'h0000_0000);
        sdram_wr1(0);
        sdram_rd1(0);
        sdram_rd2(0);
        sdram_wr2(0);
        sdram_rd3(0);
        sdram_wr3(0);
        sdram_rd4(0);
        sdram_wr4(0);
        sdram_wp(0);
        sdram_rmw1(0);
        sdram_rmw2(0);
 
`ifdef MULTI_SDRAM
        sdram_rd5(0);
        sdram_wr5(0);
`endif
 
`ifdef FLASH
        asc_rdwr1(0);
`endif
 
`ifdef SRAM
        sram_rd1;
        sram_wr1;
        sram_wp;
        sram_rmw1;
        sram_rmw2;
`endif
 
        scs_rdwr1(0);
 
   end
else
if(0)    // Quick Regression Run
   begin
$display(" ......................................................");
$display(" :                                                    :");
$display(" :    Short Regression Run ...                        :");
$display(" :....................................................:");
        verbose = 0;
`ifdef FLASH
        boot(2);
`endif
        m0.wb_wr1(`REG_BASE + `CSC3,    4'hf, 32'h0000_0000);
 
        sdram_rd1(2);
        sdram_wr1(2);
 
        sdram_rd2(2);
        sdram_wr2(2);
 
        sdram_rd3(2);
        sdram_wr3(2);
 
        sdram_rd4(2);
        sdram_wr4(2);
 
        sdram_wp(2);
        sdram_rmw1(2);
        sdram_rmw2(2);
 
`ifdef MULTI_SDRAM
        sdram_rd5(2);
        sdram_wr5(2);
`endif
 
 
`ifdef FLASH
        asc_rdwr1(2);
`endif
 
`ifdef SRAM
        sram_rd1;
        sram_wr1;
        sram_wp;
        sram_rmw1;
        sram_rmw2;
`endif
        //scs_rdwr1(2);
 
        mc_reset;
   end
//else
if(1)   // Suspend resume testing
begin
$display(" ......................................................");
$display(" :                                                    :");
$display(" :    Suspend Resume Testing ...                      :");
$display(" :....................................................:");
 
        verbose = 0;
        done = 0;
        LVL = 2;
 
        fork
 
           begin
 
`ifdef FLASH
                boot(LVL);
`endif
                m0.wb_wr1(`REG_BASE + `CSC3,    4'hf, 32'h0000_0000);
 
                while(susp_req | suspended)     @(posedge clk);
                sdram_rd1(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_wr1(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_rd2(LVL);
 
 
                while(susp_req | suspended)     @(posedge clk);
                sdram_wr2(LVL);
 
                while(susp_req | suspended)     @(posedge clk);
                sdram_rd3(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_wr3(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_rd4(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_wr4(LVL);
 
                while(susp_req | suspended)     @(posedge clk);
                sdram_wp(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_rmw1(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_rmw2(LVL);
 
`ifdef MULTI_SDRAM
                while(susp_req | suspended)     @(posedge clk);
                sdram_rd5(LVL);
                while(susp_req | suspended)     @(posedge clk);
                sdram_wr5(LVL);
`endif
 
 
`ifdef FLASH
                while(susp_req | suspended)     @(posedge clk);
                asc_rdwr1(LVL);
`endif
 
`ifdef SRAM
 
                while(susp_req | suspended)     @(posedge clk);
                sram_rd1;
                while(susp_req | suspended)     @(posedge clk);
                sram_wr1;
                while(susp_req | suspended)     @(posedge clk);
                sram_wp;
                while(susp_req | suspended)     @(posedge clk);
                sram_wp;
                while(susp_req | suspended)     @(posedge clk);
                sram_rmw1;
 
                while(susp_req | suspended)     @(posedge clk);
                sram_rmw1;
                while(susp_req | suspended)     @(posedge clk);
                sram_rmw2;
`endif
                //while(susp_req | suspended)   @(posedge clk);
                //scs_rdwr1(LVL);
 
 
                done = 1;
           end
 
           begin
                repeat(50)      @(posedge clk);
                while(!done)
                   begin
                        repeat(40)      @(posedge clk);
                        susp_res;
                   end
           end
        join
 
        mc_reset;
end
//else
if(0)    // Bus Request testing
begin
$display(" ......................................................");
$display(" :                                                    :");
$display(" :    Bus Request/Grant Testing ...                   :");
$display(" :....................................................:");
        verbose = 0;
        done = 0;
        LVL = 2;
        fork
 
           begin
`ifdef FLASH
                boot(LVL);
`endif
                m0.wb_wr1(`REG_BASE + `CSC3,    4'hf, 32'h0000_0000);
                sdram_rd1(LVL);
                sdram_wr1(LVL);
                sdram_rd1(LVL);
                sdram_wr1(LVL);
                sdram_rd3(LVL);
                sdram_wr3(LVL);
                sdram_rd4(LVL);
                sdram_wr4(LVL);
                sdram_wp(LVL);
                sdram_rmw1(LVL);
                sdram_rmw2(LVL);
 
`ifdef MULTI_SDRAM
                sdram_rd5(LVL);
                sdram_wr5(LVL);
`endif
 
`ifdef FLASH
                asc_rdwr1(LVL);
`endif
 
`ifdef SRAM
                sram_rd1;
                sram_wr1;
                sram_wp;
                sram_rmw1;
                sram_rmw2;
`endif
                //scs_rdwr1(LVL);
 
                done = 1;
           end
 
           begin
                repeat(50)      @(posedge clk);
                while(!done)
                   begin
                        repeat(40)      @(posedge clk);
                        bus_req;
                   end
           end
 
        join
end
else
if(1)   // Debug Tests
   begin
$display(" ......................................................");
$display(" :                                                    :");
$display(" :    Test Debug Testing ...                          :");
$display(" :....................................................:");
        //verbose = 0;
        //boot(2);
 
`define CSR             8'h00
`define POC             8'h04
`define BA_MASK         8'h08
 
`define CSR_MASK        32'hff00_07fe
`define BAM_MASK        32'h0000_07ff
`define CSC_MASK        32'hffff_ffff
`define TMS_MASK        32'hffff_ffff
 
        m0.wb_wr1(`REG_BASE + `CSR,     4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `BA_MASK, 4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `CSC0,    4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `TMS0,    4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `CSC1,    4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `TMS1,    4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `CSC2,    4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `TMS2,    4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `CSC3,    4'hf, 32'hffff_ffff);
        m0.wb_wr1(`REG_BASE + `TMS3,    4'hf, 32'hffff_ffff);
 
        m0.wb_rd1(`REG_BASE + `CSR,     4'hf, data);
        m0.wb_rd1(`REG_BASE + `BA_MASK, 4'hf, data);
        m0.wb_rd1(`REG_BASE + `CSC0,    4'hf, data);
        m0.wb_rd1(`REG_BASE + `TMS0,    4'hf, data);
        m0.wb_rd1(`REG_BASE + `CSC1,    4'hf, data);
        m0.wb_rd1(`REG_BASE + `TMS1,    4'hf, data);
        m0.wb_rd1(`REG_BASE + `CSC2,    4'hf, data);
        m0.wb_rd1(`REG_BASE + `TMS2,    4'hf, data);
        m0.wb_rd1(`REG_BASE + `CSC3,    4'hf, data);
        m0.wb_rd1(`REG_BASE + `TMS3,    4'hf, data);
 
 
 
 
 
        m0.wb_wr1(`REG_BASE + `CSC3,    4'hf, 32'h0000_0000);
        //sdram_rd1(2);
        //sdram_wr1(2);
        //asc_rdwr1(2);
        //sram_rd1;
        //sram_wr1;
        //sram_rmw1;
        //sram_rmw2;
        //sram_wp;
 
        //scs_rdwr1(2);
 
        //asc_rdwr1(2);
        //asc_rdwr1_x(2);
 
        //sdram_wp(2);
        //sdram_rmw1(2);
        //sdram_rmw2(2);
 
        //sdram_rd2(2);
        //sdram_wr2(2);
 
        //sdram_bo;
        //sdram_rd1b(2);
 
        //sdram_rd1(2);
        //sdram_wr1(2);
 
        //sdram_rd5(2);
        //sdram_wr5(2);
/*
        sdram_rd1(2);
        sdram_wr1(2);
        sdram_rd2(2);
        sdram_wr2(2);
        sdram_rd3(2);
        sdram_wr3(2);
        sdram_rd4(2);
        sdram_wr4(2);
        sdram_rd5(2);
        sdram_wr5(2);
 
        sdram_wp(2);
        sdram_rmw1(2);
        sdram_rmw2(2);
 
*/
 
 
 
        repeat(100)     @(posedge clk);
        $finish;
   end
else
   begin
 
        //
        // TEST DEVELOPMENT AREA
        //
        $display("\n\n");
        $display("*****************************************************");
        $display("*** Test Development ...                          ***");
        $display("*****************************************************\n"                                                             );
 
 
        show_errors;
        $display("*****************************************************");
        $display("*** Test DONE ...                                 ***");
        $display("*****************************************************\n\n");
   end
 
        repeat(100)     @(posedge clk);
        $finish;
 
end     // End of Initial
 
 
/////////////////////////////////////////////////////////////////////
//
// Clock Generation
//
 
always #2.5     clk = ~clk;
 
always @(posedge clk)
        mc_clk <= ~mc_clk;
 
/////////////////////////////////////////////////////////////////////
//
// IO Monitors
//
 
`define STD     10
always @(posedge clk)
        if((wb_ack_o === 1'bx) & ($time > `STD) )
           begin
                $display("ERROR: Wishbone ACK unknown (%t)", $time);
                error_cnt = error_cnt + 1;
           end
 
always @(posedge clk)
        if( (wb_err_o === 1'bx) & ($time > `STD) )
 
           begin
                $display("ERROR: Wishbone ERR unknown (%t)", $time);
                error_cnt = error_cnt + 1;
           end
 
always @(posedge clk)
        if( (mc_ras_ === 1'bx) & ($time > `STD) )
 
           begin
                $display("ERROR: MC RAS unknown (%t)", $time);
                error_cnt = error_cnt + 1;
           end
 
always @(posedge clk)
        if( (mc_cas_ === 1'bx) & ($time > `STD) )
 
           begin
                $display("ERROR: MC CAS unknown (%t)", $time);
                error_cnt = error_cnt + 1;
           end
 
always @(posedge clk)
        if( (mc_we_ === 1'bx) & ($time > `STD) )
 
           begin
                $display("ERROR: MC WE unknown (%t)", $time);
                error_cnt = error_cnt + 1;
           end
 
always @(posedge clk)
        if( ((|mc_cs_) === 1'bx) & ($time > `STD) )
 
           begin
                $display("ERROR: MC CS unknown (%t)", $time);
                error_cnt = error_cnt + 1;
           end
 
always @(error_cnt)
        if(error_cnt > 25)      #500 $finish;
 
/////////////////////////////////////////////////////////////////////
//
// IO Buffers
//
 
wire    [31:0]   mc_dq;
wire    [3:0]    mc_dqp;
wire    [23:0]   _mc_addr;
wire    [3:0]    _mc_dqm;
wire            _mc_oe_;
wire            _mc_we_;
wire            _mc_cas_;
wire            _mc_ras_;
wire            _mc_cke_;
wire    [7:0]    _mc_cs_;
wire            _mc_rp_;
wire            _mc_vpen;
wire            _mc_adsc_;
wire            _mc_adv_;
wire            _mc_zz;
reg     [31:0]   rst_dq_val;
 
always @(poc_mode)
        case(poc_mode)
           0: rst_dq_val = {28'hzzz_zzzz, 2'b10, 2'b00};
           1: rst_dq_val = {28'hzzz_zzzz, 2'b10, 2'b01};
           2: rst_dq_val = {28'hzzz_zzzz, 2'b10, 2'b10};
         //  3: rst_dq_val = {28'hzzzz_zzzz, 2'b10, 2'b11};
           default: rst_dq_val = 32'hzzzz_zzzz;
        endcase
 
/*
assign #1 mc_dq = mc_data_oe ? mc_data_o : (rst ? rst_dq_val : 32'hzzzz_zzzz);
assign #1 mc_data_i = mc_dq;
 
assign #1 mc_dqp = mc_data_oe ? mc_dp_o : 4'hz;
assign #1 mc_dp_i = mc_dqp;
 
assign #1 mc_addr = mc_c_oe ? _mc_addr : 24'bz;
assign #1 mc_dqm = mc_c_oe ? _mc_dqm : 4'bz;
assign #1 mc_oe_ = mc_c_oe ? _mc_oe_ : 1'bz;
assign #1 mc_we_ = mc_c_oe ? _mc_we_ : 1'bz;
assign #1 mc_cas_ = mc_c_oe ? _mc_cas_ : 1'bz;
assign #1 mc_ras_ = mc_c_oe ? _mc_ras_ : 1'bz;
assign #1 mc_cke_ = mc_c_oe ? _mc_cke_ : 1'bz;
assign #1 mc_cs_ = mc_c_oe ? _mc_cs_ : 8'bz;
assign #1 mc_rp_ = mc_c_oe ? _mc_rp_ : 1'bz;
assign #1 mc_vpen = mc_c_oe ? _mc_vpen : 1'bz;
assign #1 mc_adsc_ = mc_c_oe ? _mc_adsc_ : 1'bz;
assign #1 mc_adv_ = mc_c_oe ? _mc_adv_ : 1'bz;
assign #1 mc_zz = mc_c_oe ? _mc_zz : 1'bz;
*/
 
 
assign  mc_dq = mc_data_oe ? mc_data_o : (rst ? rst_dq_val : 32'hzzzz_zzzz);
assign  mc_data_i = mc_dq;
 
assign  mc_dqp = mc_data_oe ? mc_dp_o : 4'hz;
assign  mc_dp_i = mc_dqp;
 
assign  mc_addr = mc_c_oe ? _mc_addr : 24'bz;
assign  mc_dqm = mc_c_oe ? _mc_dqm : 4'bz;
assign  mc_oe_ = mc_c_oe ? _mc_oe_ : 1'bz;
assign  mc_we_ = mc_c_oe ? _mc_we_ : 1'bz;
assign  mc_cas_ = mc_c_oe ? _mc_cas_ : 1'bz;
assign  mc_ras_ = mc_c_oe ? _mc_ras_ : 1'bz;
assign  #1.5 mc_cke_ = mc_c_oe ? _mc_cke_ : 1'bz;
assign  mc_cs_ = mc_c_oe ? _mc_cs_ : 8'bz;
assign  mc_rp_ = mc_c_oe ? _mc_rp_ : 1'bz;
assign  mc_vpen = mc_c_oe ? _mc_vpen : 1'bz;
assign  mc_adsc_ = mc_c_oe ? _mc_adsc_ : 1'bz;
assign  mc_adv_ = mc_c_oe ? _mc_adv_ : 1'bz;
assign  mc_zz = mc_c_oe ? _mc_zz : 1'bz;
 
 
 
 
pullup p0(mc_cas_);
pullup p1(mc_ras_);
pullup p2(mc_oe_);
pullup p3(mc_we_);
pullup p4(mc_cke_);
pullup p5(mc_adsc_);
pullup p6(mc_adv_);
pullup p70(mc_cs_[0]);
pullup p71(mc_cs_[1]);
pullup p72(mc_cs_[2]);
pullup p73(mc_cs_[3]);
pullup p74(mc_cs_[4]);
pullup p75(mc_cs_[5]);
pullup p76(mc_cs_[6]);
pullup p77(mc_cs_[7]);
pullup p8(mc_rp_);
 
 
/////////////////////////////////////////////////////////////////////
//
// WISHBONE Memory Controller IP Core
//
mc_top  u0(
                .clk_i(         clk             ),
                .rst_i(         rst             ),
                .wb_data_i(     wb_data_i       ),
                .wb_data_o(     wb_data_o       ),
                .wb_addr_i(     wb_addr_i       ),
                .wb_sel_i(      wb_sel_i        ),
                .wb_we_i(       wb_we_i         ),
                .wb_cyc_i(      wb_cyc_i        ),
                .wb_stb_i(      wb_stb_i        ),
                .wb_ack_o(      wb_ack_o        ),
                .wb_err_o(      wb_err_o        ),
                .susp_req_i(    susp_req        ),
                .resume_req_i(  resume_req      ),
                .suspended_o(   suspended       ),
                .poc_o(         poc             ),
                .mc_clk_i(      mc_clk          ),
                .mc_br_pad_i(   mc_br           ),
                .mc_bg_pad_o(   mc_bg           ),
                .mc_ack_pad_i(  mc_ack          ),
                .mc_addr_pad_o( _mc_addr        ),
                .mc_data_pad_i( mc_data_i       ),
                .mc_data_pad_o( mc_data_o       ),
                .mc_dp_pad_i(   mc_dp_i         ),
                .mc_dp_pad_o(   mc_dp_o         ),
                .mc_doe_pad_doe_o(mc_data_oe    ),
                .mc_dqm_pad_o(  _mc_dqm         ),
                .mc_oe_pad_o_(  _mc_oe_         ),
                .mc_we_pad_o_(  _mc_we_         ),
                .mc_cas_pad_o_( _mc_cas_        ),
                .mc_ras_pad_o_( _mc_ras_        ),
                .mc_cke_pad_o_( _mc_cke_        ),
                .mc_cs_pad_o_(  _mc_cs_         ),
                .mc_sts_pad_i(  mc_sts          ),
                .mc_rp_pad_o_(  _mc_rp_         ),
                .mc_vpen_pad_o( _mc_vpen        ),
                .mc_adsc_pad_o_(_mc_adsc_       ),
                .mc_adv_pad_o_( _mc_adv_        ),
                .mc_zz_pad_o(   _mc_zz          ),
                .mc_coe_pad_coe_o(mc_c_oe       )
                );
 
/////////////////////////////////////////////////////////////////////
//
// WISHBONE Master Model
//
 
wb_mast m0(     .clk(           clk             ),
                .rst(           ~rst            ),
                .adr(           wb_addr_i       ),
                .din(           wb_data_o       ),
                .dout(          wb_data_i       ),
                .cyc(           wb_cyc_i        ),
                .stb(           wb_stb_i        ),
                .sel(           wb_sel_i        ),
                .we(            wb_we_i         ),
                .ack(           wb_ack_o        ),
                .err(           wb_err_o        ),
                .rty(           wb_rty_o        )
                );
 
/////////////////////////////////////////////////////////////////////
//
// Sync. CS Device Model
//
 
sync_cs_dev s0(
                .clk(           mc_clk          ),
                .addr(          mc_addr[15:0]    ),
                .dq(            mc_dq           ),
                .cs_(           mc_cs_[5]       ),
                .we_(           mc_we_          ),
                .oe_(           mc_oe_          ),
                .ack_(          mc_ack          )
                );
 
 
/////////////////////////////////////////////////////////////////////
//
// Memory Models
//
 
`ifdef SDRAM0
//      Model:  MT48LC2M32B2 (2Meg x 32 x 4 Banks)
mt48lc2m32b2 sdram0(
                .Dq(            mc_dq           ),
                .Addr(          mc_addr[10:0]    ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[0]        ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm          )
                );
 
wire    [27:0]   dq_tmp;
mt48lc2m32b2 sdram0p(
                .Dq(            {dq_tmp, mc_dqp}),
                .Addr(          mc_addr[10:0]    ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[0]        ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm          )
                );
 
task fill_mem;
input   size;
 
integer         size, n;
reg     [31:0]   data;
 
begin
sdram0.mem_fill(size);
 
for(n=0;n<size;n=n+1)
   begin
        data = sdram0.Bank0[n];
        sdram0p.Bank0[n] = {28'h0, ^data[31:24], ^data[23:16], ^data[15:8], ^data[7:0] };
        data = sdram0.Bank1[n];
        sdram0p.Bank1[n] = {28'h0, ^data[31:24], ^data[23:16], ^data[15:8], ^data[7:0] };
        data = sdram0.Bank2[n];
        sdram0p.Bank2[n] = {28'h0, ^data[31:24], ^data[23:16], ^data[15:8], ^data[7:0] };
        data = sdram0.Bank3[n];
        sdram0p.Bank3[n] = {28'h0, ^data[31:24], ^data[23:16], ^data[15:8], ^data[7:0] };
   end
 
 
end
endtask
 
 
`endif
 
 
`ifdef MULTI_SDRAM
//      Model:  MT48LC2M32B2 (2Meg x 32 x 4 Banks)
 
mt48lc2m32b2 sdram1(
                .Dq(            mc_dq           ),
                .Addr(          mc_addr[10:0]    ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[1]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm          )
                );
 
//      Model:  MT48LC2M32B2 (2Meg x 32 x 4 Banks)
mt48lc2m32b2 sdram2(
                .Dq(            mc_dq           ),
                .Addr(          mc_addr[10:0]    ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[2]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm          )
                );
 
 
mt48lc16m16a2 sdram1a(
                .Dq(            mc_dq[15:0]      ),
                .Addr(          mc_addr[12:0]    ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[5]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm[1:0]      )
                );
 
mt48lc16m16a2 sdram1b(
                .Dq(            mc_dq[31:16]    ),
                .Addr(          mc_addr[12:0]    ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[5]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm[3:2]     )
                );
 
/*
mt48lc8m8a2 sdram2a(
                .Dq(            mc_dq[07:00]    ),
                .Addr(          mc_addr[11:0]   ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[2]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm[0]       )
                );
 
mt48lc8m8a2 sdram2b(
                .Dq(            mc_dq[15:08]    ),
                .Addr(          mc_addr[11:0]   ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[2]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm[1]       )
                );
 
mt48lc8m8a2 sdram2c(
                .Dq(            mc_dq[23:16]    ),
                .Addr(          mc_addr[11:0]   ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[2]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm[2]       )
                );
 
mt48lc8m8a2 sdram2d(
                .Dq(            mc_dq[31:24]    ),
                .Addr(          mc_addr[11:0]   ),
                .Ba(            mc_addr[14:13]  ),
                .Clk(           mc_clk          ),
                .Cke(           mc_cke_         ),
                .Cs_n(          mc_cs_[2]       ),
                .Ras_n(         mc_ras_         ),
                .Cas_n(         mc_cas_         ),
                .We_n(          mc_we_          ),
                .Dqm(           mc_dqm[3]       )
                );
*/
 
`endif
 
`ifdef FLASH
IntelAdvBoot f1(
                .dq(    mc_dq[15:0]      ),
                .addr(  mc_addr[19:0]    ),
                .ceb(   mc_cs_[3]       ),
                .oeb(   mc_oe_          ),
                .web(   mc_we_          ),
                .rpb(   mc_rp_          ),
                .wpb(   1'b0            ),
                .vpp(   3300            ),
                .vcc(   3300            )
                );
`endif
 
 
`ifdef SRAM
 
`ifdef MICRON
mt58l1my18d sram0a(
                .Dq(            {mc_dqp[1],
                                mc_dq[15:8],
                                mc_dqp[0],
                                mc_dq[7:0]}      ),
 
                .Addr(          mc_addr[19:0]    ),
                .Mode(          1'b0            ),
                .Adv_n(         mc_adv_         ),
                .Clk(           mc_clk          ),
                .Adsc_n(        mc_adsc_        ),
                .Adsp_n(        1'b1            ),
 
                .Bwa_n(         mc_dqm[0]        ),
                .Bwb_n(         mc_dqm[1]       ),
                .Bwe_n(         mc_we_          ),
                .Gw_n(          1'b1            ),
 
                .Ce_n(          mc_cs_[4]       ),
                .Ce2(           1'b1            ),
                .Ce2_n(         1'b0            ),
                .Oe_n(          mc_oe_          ),
                .Zz(            mc_zz           )
                );
 
 
mt58l1my18d sram0b(
                .Dq(            {mc_dqp[3],
                                mc_dq[31:24],
                                mc_dqp[2],
                                mc_dq[23:16]}   ),
 
                .Addr(          mc_addr[19:0]    ),
                .Mode(          1'b0            ),
                .Adv_n(         mc_adv_         ),
                .Clk(           mc_clk          ),
                .Adsc_n(        mc_adsc_        ),
                .Adsp_n(        1'b1            ),
 
                .Bwa_n(         mc_dqm[2]       ),
                .Bwb_n(         mc_dqm[3]       ),
                .Bwe_n(         mc_we_          ),
                .Gw_n(          1'b1            ),
 
                .Ce_n(          mc_cs_[4]       ),
                .Ce2(           1'b1            ),
                .Ce2_n(         1'b0            ),
                .Oe_n(          mc_oe_          ),
                .Zz(            mc_zz           )
                );
 
`else
 
idt71t67802s133 sram0a(
                .A(     mc_addr[18:0]    ),
                .D(     mc_dq[15:0]      ),
                .DP(    mc_dqp[1:0]      ),
                .oe_(   mc_oe_          ),
                .ce_(   mc_cs_[4]       ),
                .cs0(   1'b1            ),
                .cs1_(  1'b0            ),
                .lbo_(  1'b0            ),
 
                .gw_(   1'b1            ),
                .bwe_(  mc_we_          ),
                .bw2_(  mc_dqm[1]       ),
                .bw1_(  mc_dqm[0]        ),
 
                .adsp_( 1'b1            ),
                .adsc_( mc_adsc_        ),
                .adv_(  mc_adv_         ),
                .clk(   mc_clk          )
                );
 
idt71t67802s133 sram0b(
                .A(     mc_addr[18:0]    ),
                .D(     mc_dq[31:16]    ),
                .DP(    mc_dqp[3:2]     ),
                .oe_(   mc_oe_          ),
                .ce_(   mc_cs_[4]       ),
                .cs0(   1'b1            ),
                .cs1_(  1'b0            ),
                .lbo_(  1'b0            ),
 
                .gw_(   1'b1            ),
                .bwe_(  mc_we_          ),
                .bw2_(  mc_dqm[3]       ),
                .bw1_(  mc_dqm[2]       ),
 
                .adsp_( 1'b1            ),
                .adsc_( mc_adsc_        ),
                .adv_(  mc_adv_         ),
                .clk(   mc_clk          )
                );
`endif
 
`endif
 
`include "tests.v"
`include "test_lib.v"
 
endmodule
 

Line No.	Rev	Author	Line
1	4	rudi	`/////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// Top Level Test Bench ////`
4			`//// ////`
5			`//// ////`
6			`//// Author: Rudolf Usselmann ////`
7			`//// rudi@asics.ws ////`
8			`//// ////`
9			`//// ////`
10			`//// Downloaded from: http://www.opencores.org/cores/mem_ctrl/ ////`
11			`//// ////`
12			`/////////////////////////////////////////////////////////////////////`
13			`//// ////`
14			`//// Copyright (C) 2000 Rudolf Usselmann ////`
15			`//// rudi@asics.ws ////`
16			`//// ////`
17			`//// This source file may be used and distributed without ////`
18			`//// restriction provided that this copyright statement is not ////`
19			`//// removed from the file and that any derivative work contains ////`
20			`//// the original copyright notice and the associated disclaimer.////`
21			`//// ////`
22			//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ////
23			`//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ////`
24			`//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ////`
25			`//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ////`
26			`//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ////`
27			`//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ////`
28			`//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ////`
29			`//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ////`
30			`//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ////`
31			`//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ////`
32			`//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ////`
33			`//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ////`
34			`//// POSSIBILITY OF SUCH DAMAGE. ////`
35			`//// ////`
36			`/////////////////////////////////////////////////////////////////////`
37
38			`// CVS Log`
39			`//`
40	14	rudi	`// $Id: test_bench_top.v,v 1.4 2001-11-11 01:52:02 rudi Exp $`
41	4	rudi	`//`
42	14	rudi	`// $Date: 2001-11-11 01:52:02 $`
43			`// $Revision: 1.4 $`
44	4	rudi	`// $Author: rudi $`
45			`// $Locker: $`
46			`// $State: Exp $`
47			`//`
48			`// Change History:`
49			`// $Log: not supported by cvs2svn $`
50	14	rudi	`// Revision 1.3 2001/09/02 02:29:43 rudi`
51			`//`
52			`// Fixed the TMS register setup to be tight and correct.`
53			`//`
54	10	rudi	`// Revision 1.2 2001/08/10 08:16:21 rudi`
55			`//`
56			`// - Changed IO names to be more clear.`
57			`// - Uniquifyed define names to be core specific.`
58			`// - Removed "Refresh Early" configuration`
59			`//`
60	8	rudi	`// Revision 1.1 2001/07/29 07:34:40 rudi`
61			`//`
62			`//`
63			`// 1) Changed Directory Structure`
64			`// 2) Fixed several minor bugs`
65			`//`
66	4	rudi	`// Revision 1.2 2001/06/03 11:34:18 rudi`
67			`// * empty log message *`
68			`//`
69			`// Revision 1.1.1.1 2001/05/13 09:36:32 rudi`
70			`// Created Directory Structure`
71			`//`
72			`//`
73			`//`
74			`//`
75
76			`include "mc_defines.v"
77
78			`module test;`
79
80			`reg clk;`
81			`reg rst;`
82
83			`// IO Prototypes`
84
85			`wire [31:0] wb_data_i;`
86			`wire [31:0] wb_data_o;`
87			`wire [31:0] wb_addr_i;`
88			`wire [3:0] wb_sel_i;`
89			`wire wb_we_i;`
90			`wire wb_cyc_i;`
91			`wire wb_stb_i;`
92			`wire wb_ack_o;`
93			`wire wb_err_o;`
94			`wire wb_rty_o;`
95
96			`reg susp_req, resume_req;`
97			`wire suspended;`
98			`wire [31:0] poc;`
99
100			`reg mc_clk;`
101			`reg mc_br;`
102			`wire mc_bg;`
103			`wire mc_ack;`
104			`wire [23:0] mc_addr;`
105			`wire [31:0] mc_data_i;`
106			`wire [31:0] mc_data_o;`
107			`wire [3:0] mc_dp_i;`
108			`wire [3:0] mc_dp_o;`
109			`wire mc_data_oe;`
110			`wire [3:0] mc_dqm;`
111			`wire mc_oe_;`
112			`wire mc_we_;`
113			`wire mc_cas_;`
114			`wire mc_ras_;`
115			`wire mc_cke_;`
116			`wire [7:0] mc_cs_;`
117			`wire mc_sts;`
118			`wire mc_rp_;`
119			`wire mc_vpen;`
120			`wire mc_adsc_;`
121			`wire mc_adv_;`
122			`wire mc_zz;`
123			`wire mc_c_oe;`
124
125
126			`// Test Bench Variables`
127			`reg [31:0] wd_cnt;`
128			`integer error_cnt;`
129			`integer verbose;`
130			`integer poc_mode;`
131			`reg wb_err_check_dis;`
132	10	rudi	`integer LVL;`
133	4	rudi
134			`integer cyc_cnt;`
135			`integer ack_cnt;`
136
137			`// Misc Variables`
138
139			`integer n,m;`
140
141			`reg [31:0] data;`
142
143			`reg [31:0] buffer32;`
144			`integer del, size;`
145			`reg [7:0] mode;`
146			`reg [2:0] bs;`
147			`integer sz_inc;`
148			`integer read, write;`
149			`integer done;`
150			`integer adr;`
151
152			`/////////////////////////////////////////////////////////////////////`
153			`//`
154			`// Defines`
155			`//`
156
157			`define MEM_BASE 32'h0000_0000
158			`define MEM_BASE1 32'h0400_0000
159			`define MEM_BASE2 32'h0800_0000
160			`define MEM_BASE3 32'h0c00_0000
161			`define MEM_BASE4 32'h1000_0000
162			`define MEM_BASE5 32'h1400_0000
163			`define MEM_BASE6 32'h1800_0000
164	14	rudi	`define REG_BASE 32'h6000_0000
165	4	rudi
166			`define CSR 8'h00
167			`define POC 8'h04
168			`define BA_MASK 8'h08
169
170			`define CSC0 8'h10
171			`define TMS0 8'h14
172			`define CSC1 8'h18
173			`define TMS1 8'h1c
174			`define CSC2 8'h20
175			`define TMS2 8'h24
176			`define CSC3 8'h28
177			`define TMS3 8'h2c
178			`define CSC4 8'h30
179			`define TMS4 8'h34
180			`define CSC5 8'h38
181			`define TMS5 8'h3c
182			`define CSC6 8'h40
183			`define TMS6 8'h44
184			`define CSC7 8'h48
185			`define TMS7 8'h4c
186
187			`/////////////////////////////////////////////////////////////////////`
188			`//`
189			`// Simulation Initialization and Start up Section`
190			`//`
191
192			`define SDRAM0 1
193			`define SRAM 1
194			`define MULTI_SDRAM 1
195			`define FLASH 1
196			`define MICRON 1
197
198			`initial`
199			`begin`
200			`$display("\n\n");`
201			`$display("*****************************************************");`
202			`$display("* WISHBONE Memory Controller Simulation started ... *");`
203			`$display("*****************************************************");`
204			`$display("\n");`
205			`ifdef WAVES
206			`$shm_open("waves");`
207			`$shm_probe("AS",test,"AS");`
208			`$display("INFO: Signal dump enabled ...\n\n");`
209			`endif
210			`poc_mode = 1;`
211			`#1;`
212			`poc_mode = 0;`
213			`wb_err_check_dis=0;`
214			`cyc_cnt = 0;`
215			`ack_cnt = 0;`
216			`wd_cnt = 0;`
217			`error_cnt = 0;`
218			`clk = 1;`
219			`mc_clk = 0;`
220	14	rudi	`rst = 1;`
221	4	rudi	`susp_req = 0;`
222			`resume_req = 0;`
223			`verbose = 1;`
224			`mc_br = 0;`
225
226	10	rudi	`repeat(11) @(posedge clk);`
227			`#1;`
228	14	rudi	`rst = 0;`
229	4	rudi	`repeat(10) @(posedge clk);`
230
231			`// HERE IS WHERE THE TEST CASES GO ...`
232
233			`if(0) // Full Regression Run`
234			`begin`
235			`$display(" ......................................................");`
236			`$display(" : :");`
237			`$display(" : Long Regression Run ... :");`
238			`$display(" :....................................................:");`
239			`verbose = 0;`
240			`ifdef FLASH
241			`boot(0);`
242			`endif
243
244			m0.wb_wr1(`REG_BASE + `CSC3, 4'hf, 32'h0000_0000);
245			`sdram_wr1(0);`
246			`sdram_rd1(0);`
247			`sdram_rd2(0);`
248			`sdram_wr2(0);`
249			`sdram_rd3(0);`
250			`sdram_wr3(0);`
251			`sdram_rd4(0);`
252			`sdram_wr4(0);`
253			`sdram_wp(0);`
254			`sdram_rmw1(0);`
255			`sdram_rmw2(0);`
256
257			`ifdef MULTI_SDRAM
258			`sdram_rd5(0);`
259			`sdram_wr5(0);`
260			`endif
261
262			`ifdef FLASH
263			`asc_rdwr1(0);`
264			`endif
265
266			`ifdef SRAM
267			`sram_rd1;`
268			`sram_wr1;`
269			`sram_wp;`
270			`sram_rmw1;`
271			`sram_rmw2;`
272			`endif
273
274			`scs_rdwr1(0);`
275
276			`end`
277			`else`
278			`if(0) // Quick Regression Run`
279			`begin`
280			`$display(" ......................................................");`
281			`$display(" : :");`
282			`$display(" : Short Regression Run ... :");`
283			`$display(" :....................................................:");`
284			`verbose = 0;`
285			`ifdef FLASH
286			`boot(2);`
287			`endif
288			m0.wb_wr1(`REG_BASE + `CSC3, 4'hf, 32'h0000_0000);
289	8	rudi
290	4	rudi	`sdram_rd1(2);`
291			`sdram_wr1(2);`
292
293			`sdram_rd2(2);`
294			`sdram_wr2(2);`
295
296			`sdram_rd3(2);`
297			`sdram_wr3(2);`
298
299			`sdram_rd4(2);`
300			`sdram_wr4(2);`
301
302			`sdram_wp(2);`
303			`sdram_rmw1(2);`
304			`sdram_rmw2(2);`
305
306			`ifdef MULTI_SDRAM
307			`sdram_rd5(2);`
308			`sdram_wr5(2);`
309			`endif
310
311	10	rudi
312	4	rudi	`ifdef FLASH
313			`asc_rdwr1(2);`
314			`endif
315
316			`ifdef SRAM
317			`sram_rd1;`
318			`sram_wr1;`
319			`sram_wp;`
320			`sram_rmw1;`
321			`sram_rmw2;`
322			`endif
323	14	rudi	`//scs_rdwr1(2);`
324	4	rudi
325	14	rudi	`mc_reset;`
326	4	rudi	`end`
327	14	rudi	`//else`
328	8	rudi	`if(1) // Suspend resume testing`
329	4	rudi	`begin`
330			`$display(" ......................................................");`
331			`$display(" : :");`
332			`$display(" : Suspend Resume Testing ... :");`
333			`$display(" :....................................................:");`
334
335			`verbose = 0;`
336			`done = 0;`
337	14	rudi	`LVL = 2;`
338	10	rudi
339	4	rudi	`fork`
340
341			`begin`
342	10	rudi
343	4	rudi	`ifdef FLASH
344	10	rudi	`boot(LVL);`
345	4	rudi	`endif
346			m0.wb_wr1(`REG_BASE + `CSC3, 4'hf, 32'h0000_0000);
347	10	rudi
348	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
349	10	rudi	`sdram_rd1(LVL);`
350	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
351	10	rudi	`sdram_wr1(LVL);`
352	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
353	10	rudi	`sdram_rd2(LVL);`
354
355
356	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
357	10	rudi	`sdram_wr2(LVL);`
358
359	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
360	10	rudi	`sdram_rd3(LVL);`
361	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
362	10	rudi	`sdram_wr3(LVL);`
363	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
364	10	rudi	`sdram_rd4(LVL);`
365	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
366	10	rudi	`sdram_wr4(LVL);`
367	4	rudi
368			`while(susp_req \| suspended) @(posedge clk);`
369	10	rudi	`sdram_wp(LVL);`
370	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
371	10	rudi	`sdram_rmw1(LVL);`
372	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
373	10	rudi	`sdram_rmw2(LVL);`
374	4	rudi
375			`ifdef MULTI_SDRAM
376			`while(susp_req \| suspended) @(posedge clk);`
377	10	rudi	`sdram_rd5(LVL);`
378	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
379	10	rudi	`sdram_wr5(LVL);`
380	4	rudi	`endif
381
382	14	rudi
383	4	rudi	`ifdef FLASH
384			`while(susp_req \| suspended) @(posedge clk);`
385	10	rudi	`asc_rdwr1(LVL);`
386	4	rudi	`endif
387
388			`ifdef SRAM
389	14	rudi
390	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
391			`sram_rd1;`
392			`while(susp_req \| suspended) @(posedge clk);`
393			`sram_wr1;`
394			`while(susp_req \| suspended) @(posedge clk);`
395			`sram_wp;`
396			`while(susp_req \| suspended) @(posedge clk);`
397	10	rudi	`sram_wp;`
398			`while(susp_req \| suspended) @(posedge clk);`
399	4	rudi	`sram_rmw1;`
400	10	rudi
401	4	rudi	`while(susp_req \| suspended) @(posedge clk);`
402	10	rudi	`sram_rmw1;`
403			`while(susp_req \| suspended) @(posedge clk);`
404	4	rudi	`sram_rmw2;`
405			`endif
406	14	rudi	`//while(susp_req \| suspended) @(posedge clk);`
407			`//scs_rdwr1(LVL);`
408	4	rudi
409	10	rudi
410	4	rudi	`done = 1;`
411			`end`
412
413			`begin`
414			`repeat(50) @(posedge clk);`
415			`while(!done)`
416			`begin`
417			`repeat(40) @(posedge clk);`
418			`susp_res;`
419			`end`
420			`end`
421			`join`
422	14	rudi
423			`mc_reset;`
424	4	rudi	`end`
425	10	rudi	`//else`
426	14	rudi	`if(0) // Bus Request testing`
427	4	rudi	`begin`
428			`$display(" ......................................................");`
429			`$display(" : :");`
430			`$display(" : Bus Request/Grant Testing ... :");`
431			`$display(" :....................................................:");`
432			`verbose = 0;`
433			`done = 0;`
434	14	rudi	`LVL = 2;`
435	4	rudi	`fork`
436
437			`begin`
438			`ifdef FLASH
439	10	rudi	`boot(LVL);`
440	4	rudi	`endif
441			m0.wb_wr1(`REG_BASE + `CSC3, 4'hf, 32'h0000_0000);
442	10	rudi	`sdram_rd1(LVL);`
443			`sdram_wr1(LVL);`
444			`sdram_rd1(LVL);`
445			`sdram_wr1(LVL);`
446			`sdram_rd3(LVL);`
447			`sdram_wr3(LVL);`
448			`sdram_rd4(LVL);`
449			`sdram_wr4(LVL);`
450			`sdram_wp(LVL);`
451			`sdram_rmw1(LVL);`
452			`sdram_rmw2(LVL);`
453	4	rudi
454			`ifdef MULTI_SDRAM
455	10	rudi	`sdram_rd5(LVL);`
456			`sdram_wr5(LVL);`
457	4	rudi	`endif
458
459			`ifdef FLASH
460	10	rudi	`asc_rdwr1(LVL);`
461	4	rudi	`endif
462
463			`ifdef SRAM
464			`sram_rd1;`
465			`sram_wr1;`
466			`sram_wp;`
467			`sram_rmw1;`
468			`sram_rmw2;`
469			`endif
470	14	rudi	`//scs_rdwr1(LVL);`
471	4	rudi
472			`done = 1;`
473			`end`
474
475			`begin`
476			`repeat(50) @(posedge clk);`
477			`while(!done)`
478			`begin`
479			`repeat(40) @(posedge clk);`
480			`bus_req;`
481			`end`
482			`end`
483
484			`join`
485			`end`
486			`else`
487			`if(1) // Debug Tests`
488			`begin`
489			`$display(" ......................................................");`
490			`$display(" : :");`
491			`$display(" : Test Debug Testing ... :");`
492			`$display(" :....................................................:");`
493	10	rudi	`//verbose = 0;`
494	4	rudi	`//boot(2);`
495
496			`define CSR 8'h00
497			`define POC 8'h04
498			`define BA_MASK 8'h08
499
500	14	rudi	`define CSR_MASK 32'hff00_07fe

Browse

Tools

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [test_bench_top.v] - Blame information for rev 14