OpenCores
URL https://opencores.org/ocsvn/memory_cores/memory_cores/trunk

Subversion Repositories memory_cores

[/] [memory_cores/] [trunk/] [FIFO/] [Vectors.do] - Blame information for rev 25

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 khatib
 
2
echo Copyright Jamil Khatib 1999
3
echo
4
echo This test vector file is an open design, you can redistribute it and/or
5
echo modify it under the terms of the Openip Hardware General Public
6
echo License as as published by the OpenIP organization and any
7
echo coming versions of this license.
8
echo You can check the draft license at
9
echo http://www.openip.org/oc/license.html
10
echo
11
echo contact me at khatib@ieee.org
12
echo
13
echo
14
echo Creator : Jamil Khatib
15
echo Date 16/11/99
16
echo
17
echo version 0.19991219
18
echo =============================
19
 
20
 
21
view source
22
view signals
23
view wave
24
add wave *
25
 
26
#init clk
27
force clk 1 10, 0 20 -r 20
28
 
29
# init reset
30
force reset 0 0
31
run 40
32
 
33
force reset 1 0
34
run 40
35
 
36
#No read nor write
37
force data_in 00000000 0
38
force we 0 0
39
force re 0 0
40
run 40
41
 
42
# write only cycles
43
force data_in 00001111 0
44
force we 1 0
45
run 20
46
 
47
force data_in 00000001 0
48
force we 1 0
49
run 20
50
 
51
force data_in 00000011 0
52
force we 1 0
53
run 20
54
 
55
# Read only cycles
56
force data_in 00000000 0
57
force we 0 0
58
force re 1 0
59
run 20
60
 
61
force re 1 0
62
run 20
63
 
64
force re 1 0
65
run 20
66
 
67
 
68
# Read and write from different addresses
69
force data_in 00000111 0
70
force we 1 0
71
force re 1 0
72
run 20
73
 
74
# Read and write from different addresses
75
force data_in 00001111 0
76
force we 1 0
77
force re 1 0
78
run 20
79
 
80
 
81
# Read and Write from the same address
82
force data_in 00000000 0
83
force we 1 0
84
force re 1 0
85
run 20
86
 
87
force data_in 00000000 0
88
force we 1 0
89
force re 1 0
90
run 20
91
 
92
# reset system during Operation
93
run 10
94
force reset 0 0
95
force data_in 00000000 0
96
force we 1 0
97
force re 1 0
98
run 20
99
 
100
force reset 1 0
101
force data_in 11111111 0
102
force we 1 0
103
force re 1 0
104
run 20
105
run 20

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.