OpenCores
URL https://opencores.org/ocsvn/memory_cores/memory_cores/trunk

Subversion Repositories memory_cores

[/] [memory_cores/] [trunk/] [spmem/] [VECTORS.DO] - Blame information for rev 25

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 khatib
echo Copyright Jamil Khatib 1999
2
echo
3
echo This test vector file is an open design, you can redistribute it and/or
4
echo modify it under the terms of the Openip Hardware General Public
5
echo License as as published by the OpenIP organization and any
6
echo coming versions of this license.
7
echo You can check the draft license at
8
echo http://www.openip.org/oc/license.html
9
echo
10
echo
11
echo Creator : Jamil Khatib
12
echo Date 14/5/99
13
echo
14
echo version 0.19991224
15
echo contact me at khatib@ieee.org
16
 
17
view source
18
view signals
19
view wave
20
add wave *
21
 
22
#init clk
23
force clk 1 10, 0 20 -r 20
24
 
25
# init reset
26
force reset 0 0
27
 
28
run 20
29
 
30
force reset 1 0
31
#Write cycle
32
force data_in 00000000 0
33
force wr 0 0
34
force add 00000000 0
35
run 40
36
 
37
force data_in 00000001 0
38
force wr 0 0
39
force add 00000001 0
40
run 20
41
 
42
force data_in 00000011 0
43
force wr 0 0
44
force add 00000010 0
45
run 20
46
 
47
# Read cycles
48
force data_in 00000000 0
49
force wr 1 0
50
force add 00000000 0
51
run 20
52
 
53
force data_in 00000111 0
54
force Wr 1 0
55
force add 00000001 0
56
run 20
57
 
58
force add 00000010 0
59
run 20
60
 
61
 
62
# reset system during Operation
63
run 10
64
force reset 0 0
65
force data_in 00000000 0
66
force add 00000100 0
67
force wr 0 0
68
run 20
69
 
70
force reset 1 0
71
force data_in 11111111 0
72
force add 00000100 0
73
force wr 0 0
74
run 20
75
 
76
#read
77
force add 00000001 0
78
force wr 1 0
79
 
80
force add 00000100 0
81
force wr 1 0
82
 
83
run 20
84
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.