URL
https://opencores.org/ocsvn/mesi_isc/mesi_isc/trunk
[/] [mesi_isc/] [trunk/] [sim/] [iverilog.log] - Blame information for rev 8
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
3 |
yaira |
Using language generation: IEEE1364-2005,no-specify,xtypes,icarus-misc
|
2 |
|
|
PARSING INPUT
|
3 |
|
|
LOCATING TOP-LEVEL MODULES
|
4 |
|
|
mesi_isc_tb
|
5 |
|
|
ELABORATING DESIGN
|
6 |
|
|
RUNNING FUNCTORS
|
7 |
|
|
... 1 iterations deleted 372 dangling signals and 0 events.
|
8 |
|
|
... 2 iterations deleted 372 dangling signals and 69 events.
|
9 |
|
|
CALCULATING ISLANDS
|
10 |
|
|
CODE GENERATION
|
11 |
|
|
... invoking target_design
|
12 |
|
|
STATISTICS
|
13 |
|
|
lex_string: add_count=683 hit_count=3356
|
14 |
|
|
Icarus Verilog version 0.9.3 (v0_9_3)
|
15 |
|
|
|
16 |
|
|
Copyright 1998-2010 Stephen Williams
|
17 |
|
|
|
18 |
|
|
This program is free software; you can redistribute it and/or modify
|
19 |
|
|
it under the terms of the GNU General Public License as published by
|
20 |
|
|
the Free Software Foundation; either version 2 of the License, or
|
21 |
|
|
(at your option) any later version.
|
22 |
|
|
|
23 |
|
|
This program is distributed in the hope that it will be useful,
|
24 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
25 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
26 |
|
|
GNU General Public License for more details.
|
27 |
|
|
|
28 |
|
|
You should have received a copy of the GNU General Public License along
|
29 |
|
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
30 |
|
|
51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
31 |
|
|
|
32 |
|
|
translate: /usr/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg238274735" -f"/tmp/ivrlg38274735" -p"/tmp/ivrli38274735" | /usr/lib/ivl/ivl -v -C"/tmp/ivrlh38274735" -C"/usr/lib/ivl/vvp.conf" -- -
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.