| 1 |
4 |
yaira |
PowerPlay Power Analyzer report for mesi_isc
|
| 2 |
|
|
Sun Dec 23 11:48:56 2012
|
| 3 |
|
|
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. PowerPlay Power Analyzer Summary
|
| 11 |
|
|
3. PowerPlay Power Analyzer Settings
|
| 12 |
|
|
4. Indeterminate Toggle Rates
|
| 13 |
|
|
5. Operating Conditions Used
|
| 14 |
|
|
6. Thermal Power Dissipation by Block
|
| 15 |
|
|
7. Thermal Power Dissipation by Block Type
|
| 16 |
|
|
8. Thermal Power Dissipation by Hierarchy
|
| 17 |
|
|
9. Core Dynamic Thermal Power Dissipation by Clock Domain
|
| 18 |
|
|
10. Current Drawn from Voltage Supplies Summary
|
| 19 |
|
|
11. VCCIO Supply Current Drawn by I/O Bank
|
| 20 |
|
|
12. VCCIO Supply Current Drawn by Voltage
|
| 21 |
|
|
13. Confidence Metric Details
|
| 22 |
|
|
14. Signal Activities
|
| 23 |
|
|
15. PowerPlay Power Analyzer Messages
|
| 24 |
|
|
|
| 25 |
|
|
|
| 26 |
|
|
|
| 27 |
|
|
----------------
|
| 28 |
|
|
; Legal Notice ;
|
| 29 |
|
|
----------------
|
| 30 |
|
|
Copyright (C) 1991-2012 Altera Corporation
|
| 31 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
| 32 |
|
|
and other software and tools, and its AMPP partner logic
|
| 33 |
|
|
functions, and any output files from any of the foregoing
|
| 34 |
|
|
(including device programming or simulation files), and any
|
| 35 |
|
|
associated documentation or information are expressly subject
|
| 36 |
|
|
to the terms and conditions of the Altera Program License
|
| 37 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
| 38 |
|
|
Agreement, or other applicable license agreement, including,
|
| 39 |
|
|
without limitation, that your use is for the sole purpose of
|
| 40 |
|
|
programming logic devices manufactured by Altera and sold by
|
| 41 |
|
|
Altera or its authorized distributors. Please refer to the
|
| 42 |
|
|
applicable agreement for further details.
|
| 43 |
|
|
|
| 44 |
|
|
|
| 45 |
|
|
|
| 46 |
|
|
+-------------------------------------------------------------------------------------------+
|
| 47 |
|
|
; PowerPlay Power Analyzer Summary ;
|
| 48 |
|
|
+----------------------------------------+--------------------------------------------------+
|
| 49 |
|
|
; PowerPlay Power Analyzer Status ; Successful - Sun Dec 23 11:48:56 2012 ;
|
| 50 |
|
|
; Quartus II 32-bit Version ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
|
| 51 |
|
|
; Revision Name ; mesi_isc ;
|
| 52 |
|
|
; Top-level Entity Name ; mesi_isc ;
|
| 53 |
|
|
; Family ; Cyclone IV GX ;
|
| 54 |
|
|
; Device ; EP4CGX30CF23C6 ;
|
| 55 |
|
|
; Power Models ; Final ;
|
| 56 |
|
|
; Total Thermal Power Dissipation ; 178.89 mW ;
|
| 57 |
|
|
; Core Dynamic Thermal Power Dissipation ; 0.00 mW ;
|
| 58 |
|
|
; Core Static Thermal Power Dissipation ; 118.11 mW ;
|
| 59 |
|
|
; I/O Thermal Power Dissipation ; 60.78 mW ;
|
| 60 |
|
|
; Power Estimation Confidence ; Low: user provided insufficient toggle rate data ;
|
| 61 |
|
|
+----------------------------------------+--------------------------------------------------+
|
| 62 |
|
|
|
| 63 |
|
|
|
| 64 |
|
|
+------------------------------------------------------------------------------------------------------+
|
| 65 |
|
|
; PowerPlay Power Analyzer Settings ;
|
| 66 |
|
|
+----------------------------------------------------------------------------+---------+---------------+
|
| 67 |
|
|
; Option ; Setting ; Default Value ;
|
| 68 |
|
|
+----------------------------------------------------------------------------+---------+---------------+
|
| 69 |
|
|
; Use smart compilation ; Off ; Off ;
|
| 70 |
|
|
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
| 71 |
|
|
; Enable compact report table ; Off ; Off ;
|
| 72 |
|
|
; Default Power Toggle Rate ; 12.5% ; 12.5% ;
|
| 73 |
|
|
; Default Power Input I/O Toggle Rate ; 12.5% ; 12.5% ;
|
| 74 |
|
|
; Use vectorless estimation ; On ; On ;
|
| 75 |
|
|
; Use Input Files ; Off ; Off ;
|
| 76 |
|
|
; Filter Glitches in VCD File Reader ; On ; On ;
|
| 77 |
|
|
; Power Analyzer Report Signal Activity ; Off ; Off ;
|
| 78 |
|
|
; Power Analyzer Report Power Dissipation ; Off ; Off ;
|
| 79 |
|
|
; Device Power Characteristics ; TYPICAL ; TYPICAL ;
|
| 80 |
|
|
; Automatically Compute Junction Temperature ; On ; On ;
|
| 81 |
|
|
; Specified Junction Temperature ; 25 ; 25 ;
|
| 82 |
|
|
; Ambient Temperature ; 25 ; 25 ;
|
| 83 |
|
|
; Use Custom Cooling Solution ; Off ; Off ;
|
| 84 |
|
|
; Board Temperature ; 25 ; 25 ;
|
| 85 |
|
|
; Enable HPS ; Off ; Off ;
|
| 86 |
|
|
; Processor Frequency ; 0.0 ; 0.0 ;
|
| 87 |
|
|
+----------------------------------------------------------------------------+---------+---------------+
|
| 88 |
|
|
|
| 89 |
|
|
|
| 90 |
|
|
+------------------------------------------------+
|
| 91 |
|
|
; Indeterminate Toggle Rates ;
|
| 92 |
|
|
+------------------+-----------------------------+
|
| 93 |
|
|
; Node ; Reason ;
|
| 94 |
|
|
+------------------+-----------------------------+
|
| 95 |
|
|
; clk ; No valid clock domain found ;
|
| 96 |
|
|
; rst ; No valid clock domain found ;
|
| 97 |
|
|
; cbus_ack3_i ; No valid clock domain found ;
|
| 98 |
|
|
; cbus_ack2_i ; No valid clock domain found ;
|
| 99 |
|
|
; cbus_ack1_i ; No valid clock domain found ;
|
| 100 |
|
|
; cbus_ack0_i ; No valid clock domain found ;
|
| 101 |
|
|
; mbus_cmd3_i[0] ; No valid clock domain found ;
|
| 102 |
|
|
; mbus_cmd3_i[1] ; No valid clock domain found ;
|
| 103 |
|
|
; mbus_cmd3_i[2] ; No valid clock domain found ;
|
| 104 |
|
|
; mbus_cmd2_i[0] ; No valid clock domain found ;
|
| 105 |
|
|
; mbus_cmd2_i[1] ; No valid clock domain found ;
|
| 106 |
|
|
; mbus_cmd2_i[2] ; No valid clock domain found ;
|
| 107 |
|
|
; mbus_cmd1_i[0] ; No valid clock domain found ;
|
| 108 |
|
|
; mbus_cmd1_i[1] ; No valid clock domain found ;
|
| 109 |
|
|
; mbus_cmd1_i[2] ; No valid clock domain found ;
|
| 110 |
|
|
; mbus_cmd0_i[0] ; No valid clock domain found ;
|
| 111 |
|
|
; mbus_cmd0_i[1] ; No valid clock domain found ;
|
| 112 |
|
|
; mbus_cmd0_i[2] ; No valid clock domain found ;
|
| 113 |
|
|
; mbus_addr2_i[0] ; No valid clock domain found ;
|
| 114 |
|
|
; mbus_addr3_i[0] ; No valid clock domain found ;
|
| 115 |
|
|
; mbus_addr0_i[0] ; No valid clock domain found ;
|
| 116 |
|
|
; mbus_addr1_i[0] ; No valid clock domain found ;
|
| 117 |
|
|
; mbus_addr2_i[1] ; No valid clock domain found ;
|
| 118 |
|
|
; mbus_addr3_i[1] ; No valid clock domain found ;
|
| 119 |
|
|
; mbus_addr0_i[1] ; No valid clock domain found ;
|
| 120 |
|
|
; mbus_addr1_i[1] ; No valid clock domain found ;
|
| 121 |
|
|
; mbus_addr2_i[2] ; No valid clock domain found ;
|
| 122 |
|
|
; mbus_addr3_i[2] ; No valid clock domain found ;
|
| 123 |
|
|
; mbus_addr0_i[2] ; No valid clock domain found ;
|
| 124 |
|
|
; mbus_addr1_i[2] ; No valid clock domain found ;
|
| 125 |
|
|
; mbus_addr2_i[3] ; No valid clock domain found ;
|
| 126 |
|
|
; mbus_addr3_i[3] ; No valid clock domain found ;
|
| 127 |
|
|
; mbus_addr0_i[3] ; No valid clock domain found ;
|
| 128 |
|
|
; mbus_addr1_i[3] ; No valid clock domain found ;
|
| 129 |
|
|
; mbus_addr2_i[4] ; No valid clock domain found ;
|
| 130 |
|
|
; mbus_addr3_i[4] ; No valid clock domain found ;
|
| 131 |
|
|
; mbus_addr0_i[4] ; No valid clock domain found ;
|
| 132 |
|
|
; mbus_addr1_i[4] ; No valid clock domain found ;
|
| 133 |
|
|
; mbus_addr2_i[5] ; No valid clock domain found ;
|
| 134 |
|
|
; mbus_addr3_i[5] ; No valid clock domain found ;
|
| 135 |
|
|
; mbus_addr0_i[5] ; No valid clock domain found ;
|
| 136 |
|
|
; mbus_addr1_i[5] ; No valid clock domain found ;
|
| 137 |
|
|
; mbus_addr2_i[6] ; No valid clock domain found ;
|
| 138 |
|
|
; mbus_addr3_i[6] ; No valid clock domain found ;
|
| 139 |
|
|
; mbus_addr0_i[6] ; No valid clock domain found ;
|
| 140 |
|
|
; mbus_addr1_i[6] ; No valid clock domain found ;
|
| 141 |
|
|
; mbus_addr2_i[7] ; No valid clock domain found ;
|
| 142 |
|
|
; mbus_addr3_i[7] ; No valid clock domain found ;
|
| 143 |
|
|
; mbus_addr0_i[7] ; No valid clock domain found ;
|
| 144 |
|
|
; mbus_addr1_i[7] ; No valid clock domain found ;
|
| 145 |
|
|
; mbus_addr2_i[8] ; No valid clock domain found ;
|
| 146 |
|
|
; mbus_addr3_i[8] ; No valid clock domain found ;
|
| 147 |
|
|
; mbus_addr0_i[8] ; No valid clock domain found ;
|
| 148 |
|
|
; mbus_addr1_i[8] ; No valid clock domain found ;
|
| 149 |
|
|
; mbus_addr2_i[9] ; No valid clock domain found ;
|
| 150 |
|
|
; mbus_addr3_i[9] ; No valid clock domain found ;
|
| 151 |
|
|
; mbus_addr0_i[9] ; No valid clock domain found ;
|
| 152 |
|
|
; mbus_addr1_i[9] ; No valid clock domain found ;
|
| 153 |
|
|
; mbus_addr2_i[10] ; No valid clock domain found ;
|
| 154 |
|
|
; mbus_addr3_i[10] ; No valid clock domain found ;
|
| 155 |
|
|
; mbus_addr0_i[10] ; No valid clock domain found ;
|
| 156 |
|
|
; mbus_addr1_i[10] ; No valid clock domain found ;
|
| 157 |
|
|
; mbus_addr2_i[11] ; No valid clock domain found ;
|
| 158 |
|
|
; mbus_addr3_i[11] ; No valid clock domain found ;
|
| 159 |
|
|
; mbus_addr0_i[11] ; No valid clock domain found ;
|
| 160 |
|
|
; mbus_addr1_i[11] ; No valid clock domain found ;
|
| 161 |
|
|
; mbus_addr2_i[12] ; No valid clock domain found ;
|
| 162 |
|
|
; mbus_addr3_i[12] ; No valid clock domain found ;
|
| 163 |
|
|
; mbus_addr0_i[12] ; No valid clock domain found ;
|
| 164 |
|
|
; mbus_addr1_i[12] ; No valid clock domain found ;
|
| 165 |
|
|
; mbus_addr2_i[13] ; No valid clock domain found ;
|
| 166 |
|
|
; mbus_addr3_i[13] ; No valid clock domain found ;
|
| 167 |
|
|
; mbus_addr0_i[13] ; No valid clock domain found ;
|
| 168 |
|
|
; mbus_addr1_i[13] ; No valid clock domain found ;
|
| 169 |
|
|
; mbus_addr2_i[14] ; No valid clock domain found ;
|
| 170 |
|
|
; mbus_addr3_i[14] ; No valid clock domain found ;
|
| 171 |
|
|
; mbus_addr0_i[14] ; No valid clock domain found ;
|
| 172 |
|
|
; mbus_addr1_i[14] ; No valid clock domain found ;
|
| 173 |
|
|
; mbus_addr2_i[15] ; No valid clock domain found ;
|
| 174 |
|
|
; mbus_addr3_i[15] ; No valid clock domain found ;
|
| 175 |
|
|
; mbus_addr0_i[15] ; No valid clock domain found ;
|
| 176 |
|
|
; mbus_addr1_i[15] ; No valid clock domain found ;
|
| 177 |
|
|
; mbus_addr2_i[16] ; No valid clock domain found ;
|
| 178 |
|
|
; mbus_addr3_i[16] ; No valid clock domain found ;
|
| 179 |
|
|
; mbus_addr0_i[16] ; No valid clock domain found ;
|
| 180 |
|
|
; mbus_addr1_i[16] ; No valid clock domain found ;
|
| 181 |
|
|
; mbus_addr2_i[17] ; No valid clock domain found ;
|
| 182 |
|
|
; mbus_addr3_i[17] ; No valid clock domain found ;
|
| 183 |
|
|
; mbus_addr0_i[17] ; No valid clock domain found ;
|
| 184 |
|
|
; mbus_addr1_i[17] ; No valid clock domain found ;
|
| 185 |
|
|
; mbus_addr2_i[18] ; No valid clock domain found ;
|
| 186 |
|
|
; mbus_addr3_i[18] ; No valid clock domain found ;
|
| 187 |
|
|
; mbus_addr0_i[18] ; No valid clock domain found ;
|
| 188 |
|
|
; mbus_addr1_i[18] ; No valid clock domain found ;
|
| 189 |
|
|
; mbus_addr2_i[19] ; No valid clock domain found ;
|
| 190 |
|
|
; mbus_addr3_i[19] ; No valid clock domain found ;
|
| 191 |
|
|
; mbus_addr0_i[19] ; No valid clock domain found ;
|
| 192 |
|
|
; mbus_addr1_i[19] ; No valid clock domain found ;
|
| 193 |
|
|
; mbus_addr2_i[20] ; No valid clock domain found ;
|
| 194 |
|
|
; mbus_addr3_i[20] ; No valid clock domain found ;
|
| 195 |
|
|
; mbus_addr0_i[20] ; No valid clock domain found ;
|
| 196 |
|
|
; mbus_addr1_i[20] ; No valid clock domain found ;
|
| 197 |
|
|
; mbus_addr2_i[21] ; No valid clock domain found ;
|
| 198 |
|
|
; mbus_addr3_i[21] ; No valid clock domain found ;
|
| 199 |
|
|
; mbus_addr0_i[21] ; No valid clock domain found ;
|
| 200 |
|
|
; mbus_addr1_i[21] ; No valid clock domain found ;
|
| 201 |
|
|
; mbus_addr2_i[22] ; No valid clock domain found ;
|
| 202 |
|
|
; mbus_addr3_i[22] ; No valid clock domain found ;
|
| 203 |
|
|
; mbus_addr0_i[22] ; No valid clock domain found ;
|
| 204 |
|
|
; mbus_addr1_i[22] ; No valid clock domain found ;
|
| 205 |
|
|
; mbus_addr2_i[23] ; No valid clock domain found ;
|
| 206 |
|
|
; mbus_addr3_i[23] ; No valid clock domain found ;
|
| 207 |
|
|
; mbus_addr0_i[23] ; No valid clock domain found ;
|
| 208 |
|
|
; mbus_addr1_i[23] ; No valid clock domain found ;
|
| 209 |
|
|
; mbus_addr2_i[24] ; No valid clock domain found ;
|
| 210 |
|
|
; mbus_addr3_i[24] ; No valid clock domain found ;
|
| 211 |
|
|
; mbus_addr0_i[24] ; No valid clock domain found ;
|
| 212 |
|
|
; mbus_addr1_i[24] ; No valid clock domain found ;
|
| 213 |
|
|
; mbus_addr2_i[25] ; No valid clock domain found ;
|
| 214 |
|
|
; mbus_addr3_i[25] ; No valid clock domain found ;
|
| 215 |
|
|
; mbus_addr0_i[25] ; No valid clock domain found ;
|
| 216 |
|
|
; mbus_addr1_i[25] ; No valid clock domain found ;
|
| 217 |
|
|
; mbus_addr2_i[26] ; No valid clock domain found ;
|
| 218 |
|
|
; mbus_addr3_i[26] ; No valid clock domain found ;
|
| 219 |
|
|
; mbus_addr0_i[26] ; No valid clock domain found ;
|
| 220 |
|
|
; mbus_addr1_i[26] ; No valid clock domain found ;
|
| 221 |
|
|
; mbus_addr2_i[27] ; No valid clock domain found ;
|
| 222 |
|
|
; mbus_addr3_i[27] ; No valid clock domain found ;
|
| 223 |
|
|
; mbus_addr0_i[27] ; No valid clock domain found ;
|
| 224 |
|
|
; mbus_addr1_i[27] ; No valid clock domain found ;
|
| 225 |
|
|
; mbus_addr2_i[28] ; No valid clock domain found ;
|
| 226 |
|
|
; mbus_addr3_i[28] ; No valid clock domain found ;
|
| 227 |
|
|
; mbus_addr0_i[28] ; No valid clock domain found ;
|
| 228 |
|
|
; mbus_addr1_i[28] ; No valid clock domain found ;
|
| 229 |
|
|
; mbus_addr2_i[29] ; No valid clock domain found ;
|
| 230 |
|
|
; mbus_addr3_i[29] ; No valid clock domain found ;
|
| 231 |
|
|
; mbus_addr0_i[29] ; No valid clock domain found ;
|
| 232 |
|
|
; mbus_addr1_i[29] ; No valid clock domain found ;
|
| 233 |
|
|
; mbus_addr2_i[30] ; No valid clock domain found ;
|
| 234 |
|
|
; mbus_addr3_i[30] ; No valid clock domain found ;
|
| 235 |
|
|
; mbus_addr0_i[30] ; No valid clock domain found ;
|
| 236 |
|
|
; mbus_addr1_i[30] ; No valid clock domain found ;
|
| 237 |
|
|
; mbus_addr2_i[31] ; No valid clock domain found ;
|
| 238 |
|
|
; mbus_addr3_i[31] ; No valid clock domain found ;
|
| 239 |
|
|
; mbus_addr0_i[31] ; No valid clock domain found ;
|
| 240 |
|
|
; mbus_addr1_i[31] ; No valid clock domain found ;
|
| 241 |
|
|
+------------------+-----------------------------+
|
| 242 |
|
|
|
| 243 |
|
|
|
| 244 |
|
|
+-------------------------------------------------------------------------+
|
| 245 |
|
|
; Operating Conditions Used ;
|
| 246 |
|
|
+---------------------------------------------+---------------------------+
|
| 247 |
|
|
; Setting ; Value ;
|
| 248 |
|
|
+---------------------------------------------+---------------------------+
|
| 249 |
|
|
; Device power characteristics ; Typical ;
|
| 250 |
|
|
; ; ;
|
| 251 |
|
|
; Voltages ; ;
|
| 252 |
|
|
; VCCINT ; 1.20 V ;
|
| 253 |
|
|
; VCCA ; 2.50 V ;
|
| 254 |
|
|
; VCCD_PLL ; 1.20 V ;
|
| 255 |
|
|
; VCC_CLKIN ; 2.50 V ;
|
| 256 |
|
|
; VCCA_GXB ; 0.00 V ;
|
| 257 |
|
|
; VCCH_GXB ; 2.50 V ;
|
| 258 |
|
|
; VCCL_GXB ; 0.00 V ;
|
| 259 |
|
|
; 2.5 V I/O Standard ; 2.5 V ;
|
| 260 |
|
|
; ; ;
|
| 261 |
|
|
; Auto computed junction temperature ; 26.4 degrees Celsius ;
|
| 262 |
|
|
; Ambient temperature ; 25.0 degrees Celsius ;
|
| 263 |
|
|
; Junction-to-Case thermal resistance ; 4.40 degrees Celsius/Watt ;
|
| 264 |
|
|
; Case-to-Heat Sink thermal resistance ; 0.10 degrees Celsius/Watt ;
|
| 265 |
|
|
; Heat Sink-to-Ambient thermal resistance ; 3.40 degrees Celsius/Watt ;
|
| 266 |
|
|
; ; ;
|
| 267 |
|
|
; Board model used ; None ;
|
| 268 |
|
|
+---------------------------------------------+---------------------------+
|
| 269 |
|
|
|
| 270 |
|
|
|
| 271 |
|
|
+----------------------------------------------------------------------------------------------------------------------------------------------+
|
| 272 |
|
|
; Thermal Power Dissipation by Block ;
|
| 273 |
|
|
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
|
| 274 |
|
|
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
|
| 275 |
|
|
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
|
| 276 |
|
|
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".
|
| 277 |
|
|
|
| 278 |
|
|
|
| 279 |
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 280 |
|
|
; Thermal Power Dissipation by Block Type ;
|
| 281 |
|
|
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
|
| 282 |
|
|
; Block Type ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
|
| 283 |
|
|
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
|
| 284 |
|
|
; Combinational cell ; 0.00 mW ; 0.00 mW ; -- ; 0.00 mW ; 0.000 ;
|
| 285 |
|
|
; Clock control block ; 0.00 mW ; 0.00 mW ; -- ; 0.00 mW ; 0.000 ;
|
| 286 |
|
|
; Register cell ; 0.00 mW ; 0.00 mW ; -- ; 0.00 mW ; 0.000 ;
|
| 287 |
|
|
; I/O ; 54.26 mW ; 0.00 mW ; 54.26 mW ; 0.00 mW ; 0.000 ;
|
| 288 |
|
|
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
|
| 289 |
|
|
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.
|
| 290 |
|
|
|
| 291 |
|
|
|
| 292 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 293 |
|
|
; Thermal Power Dissipation by Hierarchy ;
|
| 294 |
|
|
+------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------+
|
| 295 |
|
|
; Compilation Hierarchy Node ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name ;
|
| 296 |
|
|
+------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------+
|
| 297 |
|
|
; |mesi_isc ; 54.26 mW (54.26 mW) ; 0.00 mW (0.00 mW) ; 54.26 mW (54.26 mW) ; 0.00 mW (0.00 mW) ; |mesi_isc ;
|
| 298 |
|
|
; |hard_block:auto_generated_inst ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|hard_block:auto_generated_inst ;
|
| 299 |
|
|
; |mesi_isc_breq_fifos:mesi_isc_breq_fifos ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_breq_fifos:mesi_isc_breq_fifos ;
|
| 300 |
|
|
; |mesi_isc_basic_fifo:fifo_0 ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_breq_fifos:mesi_isc_breq_fifos|mesi_isc_basic_fifo:fifo_0 ;
|
| 301 |
|
|
; |mesi_isc_basic_fifo:fifo_1 ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_breq_fifos:mesi_isc_breq_fifos|mesi_isc_basic_fifo:fifo_1 ;
|
| 302 |
|
|
; |mesi_isc_basic_fifo:fifo_2 ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_breq_fifos:mesi_isc_breq_fifos|mesi_isc_basic_fifo:fifo_2 ;
|
| 303 |
|
|
; |mesi_isc_basic_fifo:fifo_3 ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_breq_fifos:mesi_isc_breq_fifos|mesi_isc_basic_fifo:fifo_3 ;
|
| 304 |
|
|
; |mesi_isc_breq_fifos_cntl:mesi_isc_breq_fifos_cntl ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_breq_fifos:mesi_isc_breq_fifos|mesi_isc_breq_fifos_cntl:mesi_isc_breq_fifos_cntl ;
|
| 305 |
|
|
; |mesi_isc_broad:mesi_isc_broad ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_broad:mesi_isc_broad ;
|
| 306 |
|
|
; |mesi_isc_basic_fifo:broad_fifo ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_broad:mesi_isc_broad|mesi_isc_basic_fifo:broad_fifo ;
|
| 307 |
|
|
; |mesi_isc_broad_cntl:mesi_isc_broad_cntl ; 0.00 mW (0.00 mW) ; 0.00 mW (0.00 mW) ; -- ; 0.00 mW (0.00 mW) ; |mesi_isc|mesi_isc_broad:mesi_isc_broad|mesi_isc_broad_cntl:mesi_isc_broad_cntl ;
|
| 308 |
|
|
+------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------+
|
| 309 |
|
|
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.
|
| 310 |
|
|
|
| 311 |
|
|
(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.
|
| 312 |
|
|
|
| 313 |
|
|
|
| 314 |
|
|
+--------------------------------------------------------------------+
|
| 315 |
|
|
; Core Dynamic Thermal Power Dissipation by Clock Domain ;
|
| 316 |
|
|
+-----------------+-----------------------+--------------------------+
|
| 317 |
|
|
; Clock Domain ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
|
| 318 |
|
|
+-----------------+-----------------------+--------------------------+
|
| 319 |
|
|
; No clock domain ; 0.00 ; 0.00 ;
|
| 320 |
|
|
+-----------------+-----------------------+--------------------------+
|
| 321 |
|
|
|
| 322 |
|
|
|
| 323 |
|
|
+------------------------------------------------------------------------------------------------------------------------------------+
|
| 324 |
|
|
; Current Drawn from Voltage Supplies Summary ;
|
| 325 |
|
|
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
|
| 326 |
|
|
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
|
| 327 |
|
|
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
|
| 328 |
|
|
; VCCINT ; 63.36 mA ; 0.00 mA ; 63.36 mA ; 63.36 mA ;
|
| 329 |
|
|
; VCCIO ; 3.38 mA ; 0.00 mA ; 3.38 mA ; 3.38 mA ;
|
| 330 |
|
|
; VCCA ; 35.06 mA ; 0.00 mA ; 35.06 mA ; 35.06 mA ;
|
| 331 |
|
|
; VCCD_PLL ; 5.62 mA ; 0.00 mA ; 5.62 mA ; 5.62 mA ;
|
| 332 |
|
|
; VCC_CLKIN ; 0.00 mA ; 0.00 mA ; 0.00 mA ; 0.00 mA ;
|
| 333 |
|
|
; VCCA_GXB ; 0.00 mA ; 0.00 mA ; 0.00 mA ; 0.00 mA ;
|
| 334 |
|
|
; VCCH_GXB ; 0.00 mA ; 0.00 mA ; 0.00 mA ; 0.00 mA ;
|
| 335 |
|
|
; VCCL_GXB ; 0.00 mA ; 0.00 mA ; 0.00 mA ; 0.00 mA ;
|
| 336 |
|
|
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
|
| 337 |
|
|
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.
|
| 338 |
|
|
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.
|
| 339 |
|
|
|
| 340 |
|
|
|
| 341 |
|
|
+-----------------------------------------------------------------------------------------------+
|
| 342 |
|
|
; VCCIO Supply Current Drawn by I/O Bank ;
|
| 343 |
|
|
+----------+---------------+---------------------+-----------------------+----------------------+
|
| 344 |
|
|
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
|
| 345 |
|
|
+----------+---------------+---------------------+-----------------------+----------------------+
|
| 346 |
|
|
; QL1 ; -- ; -- ; -- ; -- ;
|
| 347 |
|
|
; QL0 ; -- ; -- ; -- ; -- ;
|
| 348 |
|
|
; 3 ; 2.5V ; 0.45 mA ; 0.00 mA ; 0.45 mA ;
|
| 349 |
|
|
; 3B ; -- ; -- ; -- ; -- ;
|
| 350 |
|
|
; 3A ; -- ; -- ; -- ; -- ;
|
| 351 |
|
|
; 4 ; 2.5V ; 0.52 mA ; 0.00 mA ; 0.52 mA ;
|
| 352 |
|
|
; 5 ; 2.5V ; 0.48 mA ; 0.00 mA ; 0.48 mA ;
|
| 353 |
|
|
; 6 ; 2.5V ; 0.52 mA ; 0.00 mA ; 0.52 mA ;
|
| 354 |
|
|
; 7 ; 2.5V ; 0.53 mA ; 0.00 mA ; 0.53 mA ;
|
| 355 |
|
|
; 8A ; -- ; -- ; -- ; -- ;
|
| 356 |
|
|
; 8 ; 2.5V ; 0.48 mA ; 0.00 mA ; 0.48 mA ;
|
| 357 |
|
|
; 8B ; -- ; -- ; -- ; -- ;
|
| 358 |
|
|
; 9 ; 2.5V ; 0.39 mA ; 0.00 mA ; 0.39 mA ;
|
| 359 |
|
|
+----------+---------------+---------------------+-----------------------+----------------------+
|
| 360 |
|
|
|
| 361 |
|
|
|
| 362 |
|
|
+-----------------------------------------------------------------------------------------------------------------------------------+
|
| 363 |
|
|
; VCCIO Supply Current Drawn by Voltage ;
|
| 364 |
|
|
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
|
| 365 |
|
|
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
|
| 366 |
|
|
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
|
| 367 |
|
|
; 2.5V ; 3.38 mA ; 0.00 mA ; 3.38 mA ; 3.38 mA ;
|
| 368 |
|
|
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
|
| 369 |
|
|
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.
|
| 370 |
|
|
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.
|
| 371 |
|
|
|
| 372 |
|
|
|
| 373 |
|
|
+----------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 374 |
|
|
; Confidence Metric Details ;
|
| 375 |
|
|
+----------------------------------------------------------------------------------------+--------------+-------------+--------------+---------------+
|
| 376 |
|
|
; Data Source ; Total ; Pin ; Registered ; Combinational ;
|
| 377 |
|
|
+----------------------------------------------------------------------------------------+--------------+-------------+--------------+---------------+
|
| 378 |
|
|
; Simulation (from file) ; ; ; ; ;
|
| 379 |
|
|
; -- Number of signals with Toggle Rate from Simulation ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ;
|
| 380 |
|
|
; -- Number of signals with Static Probability from Simulation ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ;
|
| 381 |
|
|
; ; ; ; ; ;
|
| 382 |
|
|
; Node, entity or clock assignment ; ; ; ; ;
|
| 383 |
|
|
; -- Number of signals with Toggle Rate from Node, entity or clock assignment ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ;
|
| 384 |
|
|
; -- Number of signals with Static Probability from Node, entity or clock assignment ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ;
|
| 385 |
|
|
; ; ; ; ; ;
|
| 386 |
|
|
; Vectorless estimation ; ; ; ; ;
|
| 387 |
|
|
; -- Number of signals with Toggle Rate from Vectorless estimation ; 1633 (91.7%) ; 51 (25.6%) ; 636 (100.0%) ; 946 (100.0%) ;
|
| 388 |
|
|
; -- Number of signals with Zero toggle rate, from Vectorless estimation ; 404 (22.7%) ; 2 (1.0%) ; 8 (1.3%) ; 394 (41.6%) ;
|
| 389 |
|
|
; -- Number of signals with Static Probability from Vectorless estimation ; 1633 (91.7%) ; 51 (25.6%) ; 636 (100.0%) ; 946 (100.0%) ;
|
| 390 |
|
|
; ; ; ; ; ;
|
| 391 |
|
|
; Default assignment ; ; ; ; ;
|
| 392 |
|
|
; -- Number of signals with Toggle Rate from Default assignment ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ; 0 (0.0%) ;
|
| 393 |
|
|
; -- Number of signals with Static Probability from Default assignment ; 148 (8.3%) ; 148 (74.4%) ; 0 (0.0%) ; 0 (0.0%) ;
|
| 394 |
|
|
; ; ; ; ; ;
|
| 395 |
|
|
; Assumed 0 ; ; ; ; ;
|
| 396 |
|
|
; -- Number of signals with Toggle Rate assumed 0 ; 148 (8.3%) ; 148 (74.4%) ; 0 (0.0%) ; 0 (0.0%) ;
|
| 397 |
|
|
+----------------------------------------------------------------------------------------+--------------+-------------+--------------+---------------+
|
| 398 |
|
|
|
| 399 |
|
|
|
| 400 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------+
|
| 401 |
|
|
; Signal Activities ;
|
| 402 |
|
|
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
|
| 403 |
|
|
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
|
| 404 |
|
|
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
|
| 405 |
|
|
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".
|
| 406 |
|
|
|
| 407 |
|
|
|
| 408 |
|
|
+-----------------------------------+
|
| 409 |
|
|
; PowerPlay Power Analyzer Messages ;
|
| 410 |
|
|
+-----------------------------------+
|
| 411 |
|
|
Info: *******************************************************************
|
| 412 |
|
|
Info: Running Quartus II 32-bit PowerPlay Power Analyzer
|
| 413 |
|
|
Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
|
| 414 |
|
|
Info: Processing started: Sun Dec 23 11:48:46 2012
|
| 415 |
|
|
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off mesi_isc -c mesi_isc
|
| 416 |
|
|
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
|
| 417 |
|
|
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
|
| 418 |
|
|
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mesi_isc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
|
| 419 |
|
|
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
|
| 420 |
|
|
Warning (332068): No clocks defined in design.
|
| 421 |
|
|
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
|
| 422 |
|
|
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
|
| 423 |
|
|
Info (223000): Starting Vectorless Power Activity Estimation
|
| 424 |
|
|
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
|
| 425 |
|
|
Info (223001): Completed Vectorless Power Activity Estimation
|
| 426 |
|
|
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
|
| 427 |
|
|
Warning (215044): No board thermal model was selected. Analyzing without board thermal modeling.
|
| 428 |
|
|
Info (215049): Average toggle rate for this design is 0.000 millions of transitions / sec
|
| 429 |
|
|
Info (215031): Total thermal power estimate for the design is 178.89 mW
|
| 430 |
|
|
Info: Quartus II 32-bit PowerPlay Power Analyzer was successful. 0 errors, 5 warnings
|
| 431 |
|
|
Info: Peak virtual memory: 428 megabytes
|
| 432 |
|
|
Info: Processing ended: Sun Dec 23 11:48:56 2012
|
| 433 |
|
|
Info: Elapsed time: 00:00:10
|
| 434 |
|
|
Info: Total CPU time (on all processors): 00:00:10
|
| 435 |
|
|
|
| 436 |
|
|
|
