| 1 |
7 |
arif_endro |
# $Id: modelsim_bench.do,v 1.2 2005-12-23 04:27:00 arif_endro Exp $
|
| 2 |
2 |
arif_endro |
|
| 3 |
|
|
# destroy .wave
|
| 4 |
|
|
|
| 5 |
|
|
quit -sim
|
| 6 |
|
|
vlib work
|
| 7 |
|
|
vcom -cover bcesx ../source/bram_block_a.vhdl
|
| 8 |
|
|
vcom -cover bcesx ../source/bram_block_b.vhdl
|
| 9 |
|
|
vcom -cover bcesx ../source/counter2bit.vhdl
|
| 10 |
|
|
vcom -cover bcesx ../source/key_scheduler.vhdl
|
| 11 |
|
|
vcom -cover bcesx ../source/xtime.vhdl
|
| 12 |
|
|
vcom -cover bcesx ../source/mix_column.vhdl
|
| 13 |
|
|
vcom -cover bcesx ../source/folded_register.vhdl
|
| 14 |
7 |
arif_endro |
vcom -cover bcesx ../source/io_interface.vhdl
|
| 15 |
2 |
arif_endro |
vcom -cover bcesx ../source/mini_aes.vhdl
|
| 16 |
|
|
|
| 17 |
|
|
vcom -cover bcesx input.vhdl
|
| 18 |
|
|
vcom -cover bcesx output.vhdl
|
| 19 |
|
|
vcom -cover bcesx modelsim_bench.vhdl
|
| 20 |
|
|
|
| 21 |
|
|
# vsim -coverage modelsim_bench
|
| 22 |
|
|
vsim modelsim_bench
|
| 23 |
|
|
|
| 24 |
|
|
# .wave.tree zoomrange {0ns} {200ns}
|
| 25 |
|
|
# .wave.tree zoomrange {4000ns} {4400ns}
|
| 26 |
|
|
# .wave.tree zoomin 2
|
| 27 |
|
|
|
| 28 |
|
|
add wave sim:/modelsim_bench/clock_enc
|
| 29 |
|
|
add wave sim:/modelsim_bench/done_enc
|
| 30 |
7 |
arif_endro |
add wave sim:/modelsim_bench/load_enc
|
| 31 |
2 |
arif_endro |
add wave sim:/modelsim_bench/test_iteration_enc
|
| 32 |
|
|
add wave -hex sim:/modelsim_bench/data_i_enc
|
| 33 |
|
|
add wave -hex sim:/modelsim_bench/key_i_enc
|
| 34 |
|
|
add wave -hex sim:/modelsim_bench/cipher_o_enc
|
| 35 |
|
|
add wave -hex sim:/modelsim_bench/data_o_enc
|
| 36 |
7 |
arif_endro |
add wave -hex sim:/modelsim_bench/my_output_enc/fifo_verifier
|
| 37 |
|
|
add wave -hex sim:/modelsim_bench/my_output_enc/current_verifier
|
| 38 |
2 |
arif_endro |
add wave sim:/modelsim_bench/my_output_enc/passed
|
| 39 |
|
|
add wave sim:/modelsim_bench/my_output_enc/failed
|
| 40 |
|
|
|
| 41 |
|
|
add wave sim:/modelsim_bench/clock_dec
|
| 42 |
|
|
add wave sim:/modelsim_bench/done_dec
|
| 43 |
7 |
arif_endro |
add wave sim:/modelsim_bench/load_dec
|
| 44 |
2 |
arif_endro |
add wave sim:/modelsim_bench/test_iteration_dec
|
| 45 |
|
|
add wave -hex sim:/modelsim_bench/data_i_dec
|
| 46 |
|
|
add wave -hex sim:/modelsim_bench/key_i_dec
|
| 47 |
|
|
add wave -hex sim:/modelsim_bench/cipher_o_dec
|
| 48 |
|
|
add wave -hex sim:/modelsim_bench/data_o_dec
|
| 49 |
7 |
arif_endro |
add wave -hex sim:/modelsim_bench/my_output_dec/fifo_verifier
|
| 50 |
|
|
add wave -hex sim:/modelsim_bench/my_output_dec/current_verifier
|
| 51 |
2 |
arif_endro |
add wave sim:/modelsim_bench/my_output_dec/passed
|
| 52 |
|
|
add wave sim:/modelsim_bench/my_output_dec/failed
|
| 53 |
|
|
|
| 54 |
7 |
arif_endro |
run 30000ns
|
