OpenCores
URL https://opencores.org/ocsvn/miniuart2/miniuart2/trunk

Subversion Repositories miniuart2

[/] [miniuart2/] [trunk/] [impl/] [Xilinx_xc2s15/] [uart.par] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 philippe
Release 4.2i - Par E.35
2
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
3
 
4
 
5
Thu Jan 09 18:11:08 2003
6
 
7
par -f _par.rsp
8
 
9
 
10
Constraints file: uart.pcf
11
 
12
Loading design for application par from file par_temp.ncd.
13
   "uart" is an NCD, version 2.37, device xc2s15, package cs144, speed -6
14
Loading device for application par from file '2s15.nph' in environment e:/ise.
15
Device speed data version:  PRELIMINARY 1.23 2001-12-19.
16
 
17
 
18
Device utilization summary:
19
 
20
   Number of External GCLKIOBs         2 out of 4      50%
21
   Number of External IOBs            26 out of 86     30%
22
      Number of LOCed External IOBs    0 out of 26      0%
23
 
24
   Number of SLICEs                   83 out of 192    43%
25
 
26
   Number of GCLKs                     2 out of 4      50%
27
 
28
 
29
 
30
Overall effort level (-ol):   2 (set by user)
31
Placer effort level (-pl):    2 (set by user)
32
Placer cost table entry (-t): 1
33
Router effort level (-rl):    2 (set by user)
34
Extra effort level (-xe):     0 (set by user)
35
 
36
Starting initial Placement phase. REAL time: 0 secs
37
Finished initial Placement phase. REAL time: 0 secs
38
Starting the placer. REAL time: 0 secs
39
Placement pass 1 ....
40
Placer score = 7875
41
Placement pass 2 ...............
42
Placer score = 7375
43
Optimizing ...
44
Placer score = 6385
45
Placer score = 5890
46
Placer completed in real time: 0 secs
47
 
48
Dumping design to file uart.ncd.
49
 
50
Total REAL time to Placer completion: 0 secs
51
Total CPU time to Placer completion: 1 secs
52
 
53
 
54
Starting router resource preassignment
55
Completed router resource preassignment. REAL time: 0 secs
56
Starting iterative routing.
57
Routing active signals.
58
.....
59
End of iteration 1
60
526 successful; 0 unrouted; (0) REAL time: 0 secs
61
Constraints are met.
62
Total REAL time: 2 secs
63
Total CPU  time: 1 secs
64
End of route.  526 routed (100.00%); 0 unrouted.
65
No errors found.
66
Completely routed.
67
 
68
This design was run without timing constraints.  It is likely that much better
69
circuit performance can be obtained by trying either or both of the following:
70
 
71
  - Enabling the Delay Based Cleanup router pass, if not already enabled
72
  - Supplying timing constraints in the input design
73
 
74
 
75
Total REAL time to Router completion: 2 secs
76
Total CPU time to Router completion: 1 secs
77
 
78
Generating PAR statistics.
79
 
80
   The Delay Summary Report
81
 
82
   The Score for this design is: 132
83
 
84
 
85
The Number of signals not completely routed for this design is: 0
86
 
87
   The Average Connection Delay for this design is:        1.010 ns
88
   The Maximum Pin Delay is:                               2.509 ns
89
   The Average Connection Delay on the 10 Worst Nets is:   1.597 ns
90
 
91
   Listing Pin Delays by value: (ns)
92
 
93
    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
94
   ---------   ---------   ---------   ---------   ---------   ---------
95
         258         259           9           0           0           0
96
 
97
Dumping design to file uart.ncd.
98
 
99
 
100
All signals are completely routed.
101
 
102
Total REAL time to PAR completion: 4 secs
103
Total CPU time to PAR completion: 1 secs
104
 
105
Placement: Completed - No errors found.
106
Routing: Completed - No errors found.
107
 
108
PAR done.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.