OpenCores
URL https://opencores.org/ocsvn/miniuart2/miniuart2/trunk

Subversion Repositories miniuart2

[/] [miniuart2/] [trunk/] [impl/] [Xilinx_xc2s15/] [uart.xst] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 philippe
set -tmpdir .
2
set -overwrite YES
3
set -xsthdpdir ./xst
4
run
5
-ifmt VHDL
6
-ent uart
7
-p xc2s15-cs144-6
8
-ifn uart.prj
9
-opt_mode Speed
10
-opt_level 1
11
-check_attribute_syntax YES
12
-keep_hierarchy No
13
-glob_opt AllClockNets
14
-write_timing_constraints No
15
-fsm_extract YES -fsm_encoding Auto
16
-fsm_fftype D
17
-mux_extract YES
18
-resource_sharing YES
19
-complex_clken YES
20
-rom_extract Yes
21
-ram_extract Yes
22
-ram_style Auto
23
-mux_style Auto
24
-decoder_extract YES
25
-priority_extract YES
26
-shreg_extract YES
27
-shift_extract YES
28
-xor_collapse YES
29
-iobuf YES
30
-equivalent_register_removal YES
31
-bufg 4
32
-max_fanout 100
33
-register_duplication YES
34
-register_balancing No
35
-move_first_stage YES
36
-move_last_stage YES
37
-slice_packing YES
38
-iob auto
39
-ofn uart
40
-ofmt NGC

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.