OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [sim/] [modelsim/] [compile_design.bat] - Blame information for rev 174

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 72 rfajardo
@echo off
2 104 rfajardo
vlog -incr -work minsoc -f ../../prj/sim/minsoc_verilog.src
3
::vcom -work minsoc -f ../../prj/sim/minsoc_vhdl.src
4 73 rfajardo
echo Finished...
5 85 rfajardo
set /p exit=Press ENTER to close this window...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.