| 1 |
2 |
rfajardo |
[size] 1280 1001
|
| 2 |
|
|
[pos] -1 -1
|
| 3 |
|
|
*-29.000000 16828000000 285000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
|
| 4 |
|
|
[treeopen] minsoc_bench.
|
| 5 |
|
|
[treeopen] minsoc_bench.minsoc_top_0.
|
| 6 |
|
|
@28
|
| 7 |
|
|
minsoc_bench.reset
|
| 8 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.iwb_cyc_o
|
| 9 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.iwb_stb_o
|
| 10 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.iwb_we_o
|
| 11 |
|
|
@22
|
| 12 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.iwb_adr_o[31:0]
|
| 13 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.iwb_dat_i[31:0]
|
| 14 |
|
|
@28
|
| 15 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.iwb_ack_i
|
| 16 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.dwb_cyc_o
|
| 17 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.dwb_stb_o
|
| 18 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.dwb_we_o
|
| 19 |
|
|
@22
|
| 20 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.dwb_adr_o[31:0]
|
| 21 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.dwb_dat_o[31:0]
|
| 22 |
|
|
@28
|
| 23 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.dwb_ack_i
|
| 24 |
|
|
@22
|
| 25 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_sprs.sr[15:0]
|
| 26 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_operandmuxes.rf_dataa[31:0]
|
| 27 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_operandmuxes.rf_datab[31:0]
|
| 28 |
|
|
@28
|
| 29 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_alu.flag
|
| 30 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_alu.flag_we
|
| 31 |
|
|
@22
|
| 32 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_alu.result[31:0]
|
| 33 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_alu.alu_op[3:0]
|
| 34 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_operandmuxes.operand_a[31:0]
|
| 35 |
|
|
minsoc_bench.minsoc_top_0.or1200_top.or1200_cpu.or1200_operandmuxes.operand_b[31:0]
|
| 36 |
|
|
@28
|
| 37 |
|
|
minsoc_bench.uart_stx
|
| 38 |
|
|
minsoc_bench.minsoc_top_0.uart_top.wb_cyc_i
|
| 39 |
|
|
minsoc_bench.minsoc_top_0.uart_top.wb_stb_i
|
| 40 |
|
|
minsoc_bench.minsoc_top_0.uart_top.wb_we_i
|
| 41 |
|
|
@22
|
| 42 |
|
|
minsoc_bench.minsoc_top_0.uart_top.wb_adr_i[4:0]
|
| 43 |
|
|
minsoc_bench.minsoc_top_0.uart_top.wb_dat8_i[7:0]
|
| 44 |
|
|
minsoc_bench.minsoc_top_0.uart_top.wb_dat8_o[7:0]
|
| 45 |
|
|
@28
|
| 46 |
|
|
minsoc_bench.minsoc_top_0.uart_top.wb_ack_o
|
| 47 |
|
|
minsoc_bench.minsoc_top_0.spi_flash_ss[1:0]
|
| 48 |
|
|
minsoc_bench.minsoc_top_0.spi_flash_sclk
|
| 49 |
|
|
minsoc_bench.minsoc_top_0.spi_flash_miso
|
