OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [backend/] [std/] [orp.ld] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rfajardo
/*
2
MEMORY
3
        {
4
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
5
        flash   : ORIGIN = 0x04000000, LENGTH = 0x00200000
6
        ram     : ORIGIN = 0x00002000, LENGTH = 0x001fe000
7
        icm     : ORIGIN = 0x00800000, LENGTH = 0x00004000
8
        }
9
 */
10
MEMORY
11
        {
12
        reset   : ORIGIN = 0x00000000, LENGTH = 0x00000200
13
        vectors : ORIGIN = 0x00000200, LENGTH = 0x00001000
14
    ram     : ORIGIN = 0x00001200, LENGTH = 0x00006E00  /*0x8000 total*/
15
        }
16
 
17
SECTIONS
18
{
19
        .reset :
20
        {
21
        *(.reset)
22
        } > reset
23
 
24
 
25
 
26
        .vectors :
27
        {
28
        _vec_start = .;
29
        *(.vectors)
30
        _vec_end = .;
31
        } > vectors
32
 
33
        .text :
34
        {
35
        *(.text)
36
        } > ram
37
 
38
      .rodata :
39
        {
40
        *(.rodata)
41
        *(.rodata.*)
42
        } > ram
43
 
44
     .icm :
45
        {
46
        _icm_start = .;
47
        *(.icm)
48
        _icm_end = .;
49
        } > ram
50
 
51
     .data :
52
        {
53
        _dst_beg = .;
54
        *(.data)
55
        _dst_end = .;
56
        } > ram
57
 
58
      .bss :
59
        {
60
        *(.bss)
61
        } > ram
62
 
63
      .stack (NOLOAD) :
64
        {
65
        *(.stack)
66
        _src_addr = .;
67
        } > ram
68
 
69
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.