OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [prj/] [src/] [adbg_top.prj] - Blame information for rev 147

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 rfajardo
PROJECT_DIR=rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog
2
PROJECT_SRC=(adbg_wb_biu.v
3
adbg_wb_module.v
4
adbg_or1k_module.v
5
adbg_wb_defines.v
6
adbg_defines.v
7
adbg_crc32.v
8
adbg_or1k_biu.v
9
adbg_or1k_defines.v
10
adbg_or1k_status_reg.v
11
adbg_top.v)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.