OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [prj/] [src/] [blackboxes/] [uart_top.v] - Blame information for rev 152

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 63 rfajardo
 
2
 
3
`include "uart_defines.v"
4
 
5
module uart_top (
6
        wb_clk_i,
7
 
8
        // Wishbone signals
9
        wb_rst_i, wb_adr_i, wb_dat_i, wb_dat_o, wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_sel_i,
10
        int_o, // interrupt request
11
 
12
        // UART signals
13
        // serial input/output
14
        stx_pad_o, srx_pad_i,
15
 
16
        // modem signals
17
        rts_pad_o, cts_pad_i, dtr_pad_o, dsr_pad_i, ri_pad_i, dcd_pad_i
18
`ifdef UART_HAS_BAUDRATE_OUTPUT
19
        , baud_o
20
`endif
21
        );
22
 
23
parameter                                                        uart_data_width = `UART_DATA_WIDTH;
24
parameter                                                        uart_addr_width = `UART_ADDR_WIDTH;
25
 
26
input                                                            wb_clk_i;
27
 
28
// WISHBONE interface
29
input                                                            wb_rst_i;
30
input [uart_addr_width-1:0]       wb_adr_i;
31
input [uart_data_width-1:0]       wb_dat_i;
32
output [uart_data_width-1:0]      wb_dat_o;
33
input                                                            wb_we_i;
34
input                                                            wb_stb_i;
35
input                                                            wb_cyc_i;
36
input [3:0]                                                       wb_sel_i;
37
output                                                           wb_ack_o;
38
output                                                           int_o;
39
 
40
// UART signals
41
input                                                            srx_pad_i;
42
output                                                           stx_pad_o;
43
output                                                           rts_pad_o;
44
input                                                            cts_pad_i;
45
output                                                           dtr_pad_o;
46
input                                                            dsr_pad_i;
47
input                                                            ri_pad_i;
48
input                                                            dcd_pad_i;
49
 
50
// optional baudrate output
51
`ifdef UART_HAS_BAUDRATE_OUTPUT
52
output  baud_o;
53
`endif
54
 
55
 
56
endmodule
57
 
58
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.