URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [prj/] [src/] [minsoc_top.prj] - Blame information for rev 139

Details | Compare with Previous | View Log


PROJECT_DIR=(backend rtl/verilog rtl/verilog/minsoc_startup rtl/verilog/or1200/rtl/verilog rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog rtl/verilog/ethmac/rtl/verilog rtl/verilog/uart16550/rtl/verilog)
PROJECT_SRC=(minsoc_defines.v
timescale.v
minsoc_top.v
minsoc_tc_top.v
minsoc_onchip_ram.v
minsoc_onchip_ram_top.v
minsoc_clock_manager.v
altera_pll.v
xilinx_dcm.v
minsoc_xilinx_internal_jtag.v
spi_top.v
spi_defines.v
spi_shift.v
spi_clgen.v
OR1K_startup_generic.v)
 

Line No.	Rev	Author	Line
1	89	rfajardo	`PROJECT_DIR=(backend rtl/verilog rtl/verilog/minsoc_startup rtl/verilog/or1200/rtl/verilog rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog rtl/verilog/ethmac/rtl/verilog rtl/verilog/uart16550/rtl/verilog)`
2	85	rfajardo	`PROJECT_SRC=(minsoc_defines.v`
3			`timescale.v`
4			`minsoc_top.v`
5	88	rfajardo	`minsoc_tc_top.v`
6			`minsoc_onchip_ram.v`
7			`minsoc_onchip_ram_top.v`
8			`minsoc_clock_manager.v`
9			`altera_pll.v`
10			`xilinx_dcm.v`
11			`minsoc_xilinx_internal_jtag.v`
12	85	rfajardo	`spi_top.v`
13			`spi_defines.v`
14			`spi_shift.v`
15			`spi_clgen.v`
16	88	rfajardo	`OR1K_startup_generic.v)`
17

Browse

Tools

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [prj/] [src/] [minsoc_top.prj] - Blame information for rev 139