OpenCores
URL https://opencores.org/ocsvn/mips32/mips32/trunk

Subversion Repositories mips32

[/] [mips32/] [trunk/] [Classic-MIPS/] [TestBenchs/] [led/] [code.smd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jjf
MAIN:
2
##initialize the value to 1
3
addi $s0, $zero, 1
4
sw $s0, 4($zero)
5
addi $s1, $zero, 8
6
addi $s2, $zero, 1
7
jal DELAY_S
8
START:
9
lw $s3, 4($zero)
10
beq $s3, $s1, MAIN
11
sllv $s3, $s3, $s2
12
sw $s3, 4($zero)
13
jal DELAY_S
14
j START
15
 
16
# function of delay 1 second when clk = 50MHz
17
# the total cycles is 50M/5=10M cycles = 10000 x 1000
18
DELAY_S:
19
ori $t1, $zero, 0
20
ori $a0, $zero, 10000   #10000
21
ori $a1, $zero, 1000    #1000
22
DELAY_LOOP1:
23
ori $t0, $zero, 0
24
DELAY_LOOP2:
25
addi $t0, $t0, 1
26
bne $t0, $a0, DELAY_LOOP2
27
addi $t1, $t1, 1
28
bne $t1, $a1, DELAY_LOOP1
29
jr $ra
30
 
31
 
32
 
33
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.