OpenCores
URL https://opencores.org/ocsvn/mips32/mips32/trunk

Subversion Repositories mips32

[/] [mips32/] [trunk/] [Classic-MIPS/] [source/] [ip/] [cache_tag/] [cache_tag.xci] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jjf
2
3
  xilinx.com
4
  xci
5
  unknown
6
  1.0
7
  
8
    
9
      cache_tag
10
      
11
      
12
        64
13
        23
14
        cache_tag
15
        single_port_ram
16
        non_registered
17
        false
18
        false
19
        non_registered
20
        non_registered
21
        non_registered
22
        0
23
        false
24
        false
25
        false
26
        false
27
        false
28
        no_coe_file_loaded
29
        16
30
        0
31
        false
32
        false
33
        false
34
        false
35
        false
36
        false
37
        ce_overrides_sync_controls
38
        zynq
39
        6
40
        0
41
        64
42
        1
43
        1
44
        0
45
        0
46
        0
47
        0
48
        0
49
        0
50
        0
51
        0
52
        0
53
        0
54
        0
55
        0
56
        1
57
        1
58
        no_coe_file_loaded
59
        ./
60
        1
61
        0
62
        0
63
        0
64
        0
65
        0
66
        0
67
        1
68
        23
69
        1
70
        zynq
71
        xc7z045
72
        ffg900
73
        -2
74
        C
75
        
76
        VERILOG
77
        MIXED
78
        TRUE
79
        TRUE
80
        xilinx.com:zc706:part0:1.2
81
        TRUE
82
        2015.2
83
        8
84
        GLOBAL
85
        
86
        .
87
        .
88
        IP_Flow
89
      
90
      
91
        
92
          
93
            
94
          
95
        
96
      
97
    
98
  
99

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.