| 1 |
2 |
jjf |
`timescale 1ns / 1ps
|
| 2 |
|
|
//////////////////////////////////////////////////////////////////////////////////
|
| 3 |
|
|
// Company:
|
| 4 |
|
|
// Engineer:
|
| 5 |
|
|
//
|
| 6 |
|
|
// Create Date: 2017/01/13 13:11:37
|
| 7 |
|
|
// Design Name:
|
| 8 |
|
|
// Module Name: bypath_ctr
|
| 9 |
|
|
// Project Name:
|
| 10 |
|
|
// Target Devices:
|
| 11 |
|
|
// Tool Versions:
|
| 12 |
|
|
// Description:
|
| 13 |
|
|
//
|
| 14 |
|
|
// Dependencies:
|
| 15 |
|
|
//
|
| 16 |
|
|
// Revision:
|
| 17 |
|
|
// Revision 0.01 - File Created
|
| 18 |
|
|
// Additional Comments:
|
| 19 |
|
|
//
|
| 20 |
|
|
//////////////////////////////////////////////////////////////////////////////////
|
| 21 |
|
|
|
| 22 |
|
|
|
| 23 |
|
|
module bypath_ctr(
|
| 24 |
|
|
input wire [4:0] id_ex_rs,
|
| 25 |
|
|
input wire [4:0] id_ex_rt,
|
| 26 |
|
|
input wire [4:0] ex_mem_rd,
|
| 27 |
|
|
input wire [4:0] mem_wb_rd,
|
| 28 |
|
|
input wire ex_mem_regwrite_flag,
|
| 29 |
|
|
input wire mem_wb_regwrite_flag,
|
| 30 |
|
|
output wire [1:0] forward_a,
|
| 31 |
|
|
output wire [1:0] forward_b
|
| 32 |
|
|
);
|
| 33 |
|
|
|
| 34 |
|
|
wire forwardA_ex_mem_condition;
|
| 35 |
|
|
wire forwardA_mem_wb_condition;
|
| 36 |
|
|
wire forwardB_ex_mem_condition;
|
| 37 |
|
|
wire forwardB_mem_wb_condition;
|
| 38 |
|
|
|
| 39 |
|
|
assign forwardA_ex_mem_condition = (ex_mem_regwrite_flag == 1'b1) && (ex_mem_rd != 0) && (ex_mem_rd == id_ex_rs);
|
| 40 |
|
|
// assign forwardA_mem_wb_condition = (mem_wb_regwrite_flag == 1'b1) && (mem_wb_rd != 0) && ( mem_wb_rd == id_ex_rs) &&
|
| 41 |
|
|
// ( !((ex_mem_regwrite_flag == 1'b1) && (ex_mem_rd != 0) && ( ex_mem_rd != id_ex_rs)) );
|
| 42 |
|
|
assign forwardA_mem_wb_condition = (mem_wb_regwrite_flag == 1'b1) && (mem_wb_rd != 0) && ( mem_wb_rd == id_ex_rs);
|
| 43 |
|
|
|
| 44 |
|
|
assign forwardB_ex_mem_condition = (ex_mem_regwrite_flag == 1'b1) && (ex_mem_rd != 0) && (ex_mem_rd == id_ex_rt);
|
| 45 |
|
|
// assign forwardB_mem_wb_condition = (mem_wb_regwrite_flag == 1'b1) && (mem_wb_rd != 0) && ( mem_wb_rd == id_ex_rt) &&
|
| 46 |
|
|
// ( !((ex_mem_regwrite_flag == 1'b1) && (ex_mem_rd != 0) && ( ex_mem_rd != id_ex_rt)) );
|
| 47 |
|
|
assign forwardB_mem_wb_condition = (mem_wb_regwrite_flag == 1'b1) && (mem_wb_rd != 0) && ( mem_wb_rd == id_ex_rt);
|
| 48 |
|
|
|
| 49 |
|
|
function [1:0] FORWARD;
|
| 50 |
|
|
input ex_mem_condition;
|
| 51 |
|
|
input mem_wb_condition;
|
| 52 |
|
|
begin
|
| 53 |
|
|
if( ex_mem_condition )
|
| 54 |
|
|
FORWARD = 2'b10;
|
| 55 |
|
|
else if( mem_wb_condition )
|
| 56 |
|
|
FORWARD = 2'b01;
|
| 57 |
|
|
else
|
| 58 |
|
|
FORWARD = 2'b00;
|
| 59 |
|
|
end
|
| 60 |
|
|
endfunction
|
| 61 |
|
|
|
| 62 |
|
|
assign forward_a = FORWARD(forwardA_ex_mem_condition, forwardA_mem_wb_condition);
|
| 63 |
|
|
assign forward_b = FORWARD(forwardB_ex_mem_condition, forwardB_mem_wb_condition);
|
| 64 |
|
|
|
| 65 |
|
|
endmodule
|
