URL
https://opencores.org/ocsvn/mips32r1/mips32r1/trunk
[/] [mips32r1/] [trunk/] [README] - Blame information for rev 9
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
ayersg |
XUM MIPS32-R1 Release - 14 Oct 2012
|
| 2 |
|
|
-----------------------------------
|
| 3 |
|
|
|
| 4 |
|
|
This is an OpenCores release of the XUM MIPS32 processor
|
| 5 |
|
|
from release 2.0 of the XUM project at the University of Utah.
|
| 6 |
|
|
|
| 7 |
|
|
This project provides all of the hardware and software needed to build
|
| 8 |
|
|
a MIPS32-compliant processor and several I/O peripherals all from scratch
|
| 9 |
|
|
and implement them on an FPGA. It contains a GCC- and binutils-based
|
| 10 |
|
|
cross-compiler toolchain to allow custom code to be compiled and run
|
| 11 |
|
|
on the hardware.
|
| 12 |
|
|
|
| 13 |
|
|
|
| 14 |
|
|
Directory Layout
|
| 15 |
|
|
----------------
|
| 16 |
|
|
|
| 17 |
|
|
Hardware:
|
| 18 |
|
|
-> MIPS32_Standalone: Processor HDL only. Top file is "Processor.v".
|
| 19 |
|
|
|
| 20 |
|
|
-> XUPV5-LX110T_SoC: Full System-on-Chip for XUPV5 board and Xilinx ISE 14.1
|
| 21 |
|
|
Project Navigator. Useful as a starting point for other
|
| 22 |
4 |
ayersg |
boards as well. See "HOWTO" in this directory for more
|
| 23 |
|
|
information.
|
| 24 |
2 |
ayersg |
|
| 25 |
|
|
Software:
|
| 26 |
|
|
-> demos: Software demos for XUM
|
| 27 |
|
|
-> toolchain: Instructions for creating a MIPS crosscompiler toolchain
|
| 28 |
|
|
-> xum_bootloader: A C# implementation of the XUM bootloader.
|
| 29 |
|
|
|
| 30 |
|
|
|
| 31 |
|
|
Legal
|
| 32 |
|
|
-----
|
| 33 |
|
|
|
| 34 |
|
|
All software and hardware included in this distribution is licensed under
|
| 35 |
|
|
the GNU LGPL. See the file 'LEGAL' in this same directory for more information.
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
4 |
ayersg |
Enjoy!
|
| 39 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.