OpenCores
URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Software/] [demos/] [XD3_I2C/] [src/] [os/] [xum.ls] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ayersg
/* Linker script for MIPS32 (Single Core) FPGA, intended for XUM */
2
 
3
 
4
/* Entry Point
5
 *
6
 * Set it to be the label "boot" (likely in boot.asm)
7
 *
8
 */
9
/*ENTRY(boot)*/
10
 
11
 
12
/* Memory Section
13
 *
14
 * The FPGA currently uses one region of Block RAM, which is 592 KB.
15
 *
16
 * Instruction Memory starts at address 0.
17
 *
18
 * Data Memory ends 592KB later, at address 0x00094000 (the last
19
 * usable word address is 0x00093ffc).
20
 *
21
 *   Instructions :    0x00000000 -> 0x0000fffc    ( 64KB)
22
 *   Data / BSS   :    0x00001000 -> 0x00017ffc    ( 32KB)
23
 *   Stack / Heap :    0x00018000 -> 0x00093ffc    (496KB)
24
 *
25
 *
26
 */
27
 
28
/* Sections
29
 *
30
 */
31
 
32
SECTIONS
33
{
34
        _sp = 0x00094000;
35
 
36
        . = 0 ;
37
 
38
        .text :
39
        {
40
                vectors.o(.text)
41
                . = 0x10 ;
42
                boot.o(.text)
43
                exceptions.o(.text)
44
                *(.*text*)
45
        }
46
 
47
        . = 0x00001000 ;
48
 
49
        .data :
50
        {
51
                *(.rodata*)
52
                *(.data*)
53
        }
54
 
55
        _gp = ALIGN(16) + 0x7ff0;
56
 
57
        .got :
58
        {
59
                *(.got)
60
        }
61
 
62
        .sdata :
63
        {
64
                *(.*sdata*)
65
        }
66
 
67
        _bss_start = . ;
68
 
69
        .sbss :
70
        {
71
                *(.*sbss)
72
        }
73
 
74
        .bss :
75
        {
76
                *(.*bss)
77
        }
78
 
79
        _bss_end = . ;
80
 
81
}
82
 
83
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.