OpenCores
URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Software/] [demos/] [XD4_UART/] [src/] [drivers/] [monitor.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ayersg
#ifndef __MONITOR_H__
2
#define __MONITOR_H__
3
 
4
#include "i2c.h"
5
 
6
#define MONITOR_BUS_ADDR 0x2C
7
 
8
void Monitor_start(void);
9
uint32_t Monitor_readTemp(int node);
10
 
11
 
12
#endif
13
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.