URL
https://opencores.org/ocsvn/mips789/mips789/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
15 |
mcupro |
--------------------------------------------------------------------------------------
|
2 |
|
|
Timing Analyzer Summary
|
3 |
|
|
--------------------------------------------------------------------------------------
|
4 |
|
|
|
5 |
|
|
Type : Worst-case tsu
|
6 |
|
|
Slack : N/A
|
7 |
|
|
Required Time : None
|
8 |
|
|
Actual Time : 5.491 ns
|
9 |
|
|
From : key1
|
10 |
|
|
To : mips_sys:isys|mips_dvc:imips_dvc|r_key1
|
11 |
|
|
From Clock :
|
12 |
|
|
To Clock : clk
|
13 |
|
|
Failed Paths : 0
|
14 |
|
|
|
15 |
|
|
Type : Worst-case tco
|
16 |
|
|
Slack : N/A
|
17 |
|
|
Required Time : None
|
18 |
|
|
Actual Time : 6.738 ns
|
19 |
|
|
From : mips_sys:isys|mips_dvc:imips_dvc|cmd_6
|
20 |
|
|
To : led2
|
21 |
|
|
From Clock : clk
|
22 |
|
|
To Clock :
|
23 |
|
|
Failed Paths : 0
|
24 |
|
|
|
25 |
|
|
Type : Worst-case th
|
26 |
|
|
Slack : N/A
|
27 |
|
|
Required Time : None
|
28 |
|
|
Actual Time : -4.639 ns
|
29 |
|
|
From : rst
|
30 |
|
|
To : r_rst
|
31 |
|
|
From Clock :
|
32 |
|
|
To Clock : clk
|
33 |
|
|
Failed Paths : 0
|
34 |
|
|
|
35 |
|
|
Type : Clock Setup: 'pll50:Ipll|altpll:altpll_component|_clk0'
|
36 |
|
|
Slack : 0.083 ns
|
37 |
|
|
Required Time : 50.00 MHz ( period = 20.000 ns )
|
38 |
|
|
Actual Time : 50.21 MHz ( period = 19.917 ns )
|
39 |
|
|
From : mips_sys:isys|mips_core:mips_core|rf_stage:iRF_stage|r32_reg_clr_cls:ins_reg|r32_o_23
|
40 |
|
|
To : mem_array:ram_8k|ram2048x8_3:ram3|altsyncram:altsyncram_component|altsyncram_hht1:auto_generated|ram_block1a4~porta_address_reg5
|
41 |
|
|
From Clock : pll50:Ipll|altpll:altpll_component|_clk0
|
42 |
|
|
To Clock : pll50:Ipll|altpll:altpll_component|_clk0
|
43 |
|
|
Failed Paths : 0
|
44 |
|
|
|
45 |
|
|
Type : Clock Hold: 'pll50:Ipll|altpll:altpll_component|_clk0'
|
46 |
|
|
Slack : 0.566 ns
|
47 |
|
|
Required Time : 50.00 MHz ( period = 20.000 ns )
|
48 |
|
|
Actual Time : N/A
|
49 |
|
|
From : mips_sys:isys|mips_core:mips_core|rf_stage:iRF_stage|ctl_FSM:MIAN_FSM|delay_counter_Sreg0[0]
|
50 |
|
|
To : mips_sys:isys|mips_core:mips_core|rf_stage:iRF_stage|ctl_FSM:MIAN_FSM|delay_counter_Sreg0[0]
|
51 |
|
|
From Clock : pll50:Ipll|altpll:altpll_component|_clk0
|
52 |
|
|
To Clock : pll50:Ipll|altpll:altpll_component|_clk0
|
53 |
|
|
Failed Paths : 0
|
54 |
|
|
|
55 |
|
|
Type : Total number of failed paths
|
56 |
|
|
Slack :
|
57 |
|
|
Required Time :
|
58 |
|
|
Actual Time :
|
59 |
|
|
From :
|
60 |
|
|
To :
|
61 |
|
|
From Clock :
|
62 |
|
|
To Clock :
|
63 |
|
|
Failed Paths : 0
|
64 |
|
|
|
65 |
|
|
--------------------------------------------------------------------------------------
|
66 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.