Subversion Repositories mips789

// megafunction wizard: %ALTPLL%

// GENERATION: STANDARD

// VERSION: WM1.0

// MODULE: altpll 

// ============================================================

// File Name: pll45.v

// Megafunction Name(s):

//                      altpll

// ============================================================

// ************************************************************

// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!

//

// 4.2 Build 157 12/07/2004 SJ Full Version

// ************************************************************

//Copyright (C) 1991-2004 Altera Corporation

//Any  megafunction  design,  and related netlist (encrypted  or  decrypted),

//support information,  device programming or simulation file,  and any other

//associated  documentation or information  provided by  Altera  or a partner

//under  Altera's   Megafunction   Partnership   Program  may  be  used  only

//to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any

//other  use  of such  megafunction  design,  netlist,  support  information,

//device programming or simulation file,  or any other  related documentation

//or information  is prohibited  for  any  other purpose,  including, but not

//limited to  modification,  reverse engineering,  de-compiling, or use  with

//any other  silicon devices,  unless such use is  explicitly  licensed under

//a separate agreement with  Altera  or a megafunction partner.  Title to the

//intellectual property,  including patents,  copyrights,  trademarks,  trade

//secrets,  or maskworks,  embodied in any such megafunction design, netlist,

//support  information,  device programming or simulation file,  or any other

//related documentation or information provided by  Altera  or a megafunction

//partner, remains with Altera, the megafunction partner, or their respective

//licensors. No other licenses, including any licenses needed under any third

//party's intellectual property, are provided herein.

// synopsys translate_off

`timescale 1 ps / 1 ps

// synopsys translate_on

module pll45 (

        inclk0,

        c0);

        input     inclk0;

        output    c0;

        wire [5:0] sub_wire0;

        wire [0:0] sub_wire4 = 1'h0;

        wire [0:0] sub_wire1 = sub_wire0[0:0];

        wire  c0 = sub_wire1;

        wire  sub_wire2 = inclk0;

        wire [1:0] sub_wire3 = {sub_wire4, sub_wire2};

        altpll  altpll_component (

                                .inclk (sub_wire3),

                                .clk (sub_wire0)

                                // synopsys translate_off

                                ,

                                .activeclock (),

                                .areset (),

                                .clkbad (),

                                .clkena (),

                                .clkloss (),

                                .clkswitch (),

                                .enable0 (),

                                .enable1 (),

                                .extclk (),

                                .extclkena (),

                                .fbin (),

                                .locked (),

                                .pfdena (),

                                .pllena (),

                                .scanaclr (),

                                .scanclk (),

                                .scandata (),

                                .scandataout (),

                                .scandone (),

                                .scanread (),

                                .scanwrite (),

                                .sclkout0 (),

                                .sclkout1 ()

                                // synopsys translate_on

                                );

        defparam

                altpll_component.clk0_duty_cycle = 50,

                altpll_component.lpm_type = "altpll",

                altpll_component.clk0_multiply_by = 1,

                altpll_component.inclk0_input_frequency = 40000,

                altpll_component.clk0_divide_by = 1,

                altpll_component.pll_type = "AUTO",

                altpll_component.intended_device_family = "Cyclone",

                altpll_component.operation_mode = "NORMAL",

                altpll_component.compensate_clock = "CLK0",

                altpll_component.clk0_phase_shift = "0";

endmodule

// ============================================================

// CNX file retrieval info

// ============================================================

// Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0"

// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg"

// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz"

// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"

// Retrieval info: PRIVATE: SPREAD_USE STRING "0"

// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0"

// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"

// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"

// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"

// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000"

// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000"

// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "1"

// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0"

// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"

// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0"

// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0"

// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1"

// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"

// Retrieval info: PRIVATE: BANDWIDTH_USE_CUSTOM STRING "0"

// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"

// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"

// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "0"

// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"

// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"

// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"

// Retrieval info: PRIVATE: USE_CLK0 STRING "1"

// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"

// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "0"

// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"

// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"

// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"

// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"

// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"

// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"

// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"

// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"

// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz"

// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"

// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"

// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0"

// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1"

// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"

// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"

// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"

// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"

// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"

// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"

// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"

// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "500.000"

// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0"

// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"

// Retrieval info: PRIVATE: PLL_ENA_CHECK STRING "0"

// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "25.000"

// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0"

// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"

// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "100.000"

// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"

// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"

// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"

// Retrieval info: PRIVATE: DEV_FAMILY STRING "Cyclone"

// Retrieval info: PRIVATE: LOCK_LOSS_SWITCHOVER_CHECK STRING "0"

// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"

// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "0"

// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"

// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0"

// Retrieval info: PRIVATE: USE_CLKENA0 STRING "0"

// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg"

// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"

// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"

// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"

// Retrieval info: PRIVATE: DEVICE_FAMILY NUMERIC "11"

// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all

// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"

// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"

// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "1"

// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "40000"

// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "1"

// Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO"

// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone"

// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"

// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0"

// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0"

// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT VCC "c0"

// Retrieval info: USED_PORT: @clk 0 0 6 0 OUTPUT VCC "@clk[5..0]"

// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT GND "inclk0"

// Retrieval info: USED_PORT: @extclk 0 0 4 0 OUTPUT VCC "@extclk[3..0]"

// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0

// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0

// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0

// Retrieval info: GEN_FILE: TYPE_NORMAL pll45.v TRUE FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL pll45.inc FALSE FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL pll45.cmp FALSE FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL pll45.bsf FALSE FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL pll45_inst.v FALSE FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL pll45_bb.v FALSE FALSE