OpenCores
URL https://opencores.org/ocsvn/mips789/mips789/trunk

Subversion Repositories mips789

[/] [mips789/] [branches/] [avendor/] [synplify_prj/] [mips789.prj] - Blame information for rev 51

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 mcupro
#-- Synplicity, Inc.
2
#-- Version Synplify Pro 8.1
3 35 mcupro
#-- Project file E:\mips789\synplify_prj\mips789.prj
4
#-- Written on Thu Nov 13 18:11:19 2008
5 15 mcupro
 
6
 
7
#add_file options
8
add_file -verilog "../rtl/verilog/EXEC_stage.v"
9
add_file -verilog "../rtl/verilog/RF_components.v"
10
add_file -verilog "../rtl/verilog/RF_stage.v"
11
add_file -verilog "../rtl/verilog/ctl_fsm.v"
12
add_file -verilog "../rtl/verilog/decode_pipe.v"
13
add_file -verilog "../rtl/verilog/dvc.v"
14
add_file -verilog "../rtl/verilog/forward.v"
15
add_file -verilog "../rtl/verilog/mem_module.v"
16
add_file -verilog "../rtl/verilog/mips_core.v"
17
add_file -verilog "../rtl/verilog/mips_dvc.v"
18
add_file -verilog "../rtl/verilog/mips_sys.v"
19
add_file -verilog "../rtl/verilog/mips_uart.v"
20
add_file -verilog "../rtl/verilog/ulit.v"
21
add_file -verilog "../rtl/verilog/altera/fifo512_cyclone.v"
22 35 mcupro
add_file -verilog "../rtl/verilog/mips789_defs.v"
23 15 mcupro
 
24
 
25
#implementation: "rev_1"
26
impl -add rev_1
27
 
28
#device options
29
set_option -technology CYCLONE
30
set_option -part EP1C6
31
set_option -package QC240
32
set_option -speed_grade -6
33
 
34
#compilation/mapping options
35
set_option -default_enum_encoding onehot
36
set_option -symbolic_fsm_compiler 1
37
set_option -resource_sharing 1
38
set_option -use_fsm_explorer 1
39
set_option -top_module "mips_sys"
40
 
41
#map options
42 35 mcupro
set_option -frequency auto
43 15 mcupro
set_option -run_prop_extract 0
44
set_option -fanout_limit 30
45
set_option -disable_io_insertion 0
46
set_option -verification_mode 0
47
set_option -pipe 1
48
set_option -update_models_cp 0
49
set_option -retiming 1
50
set_option -fixgatedclocks 0
51
set_option -no_sequential_opt 0
52
 
53
#simulation options
54
set_option -write_verilog 0
55
set_option -write_vhdl 0
56
 
57
#VIF options
58
set_option -write_vif 1
59
 
60
#automatic place and route (vendor) options
61
set_option -write_apr_constraint 1
62
 
63
#set result format/file last
64
project -result_file "rev_1/mips_sys.vqm"
65
 
66
#
67
#implementation attributes
68
 
69
set_option -vlog_std v2001
70
set_option -dup 0
71
set_option -project_relative_includes 1
72
 
73
#par_1 attributes
74
set_option -job par_1 -add par
75
set_option -job par_1 -option run_backannotation 0
76
impl -active "rev_1"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.