OpenCores
URL https://opencores.org/ocsvn/mips789/mips789/trunk

Subversion Repositories mips789

[/] [mips789/] [branches/] [avendor/] [synplify_prj/] [mips789.prj] - Blame information for rev 15

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 mcupro
#-- Synplicity, Inc.
2
#-- Version Synplify Pro 8.1
3
#-- Project file E:\mips789\mips789\synplify_prj\mips789.prj
4
#-- Written on Sun Oct 12 23:56:39 2008
5
 
6
 
7
#add_file options
8
add_file -verilog "../rtl/verilog/EXEC_stage.v"
9
add_file -verilog "../rtl/verilog/RF_components.v"
10
add_file -verilog "../rtl/verilog/RF_stage.v"
11
add_file -verilog "../rtl/verilog/ctl_fsm.v"
12
add_file -verilog "../rtl/verilog/decode_pipe.v"
13
add_file -verilog "../rtl/verilog/dvc.v"
14
add_file -verilog "../rtl/verilog/fifo.v"
15
add_file -verilog "../rtl/verilog/forward.v"
16
add_file -verilog "../rtl/verilog/mem_module.v"
17
add_file -verilog "../rtl/verilog/mips_core.v"
18
add_file -verilog "../rtl/verilog/mips_dvc.v"
19
add_file -verilog "../rtl/verilog/mips_sys.v"
20
add_file -verilog "../rtl/verilog/mips_uart.v"
21
add_file -verilog "../rtl/verilog/ram_module.v"
22
add_file -verilog "../rtl/verilog/sim_ram.v"
23
add_file -verilog "../rtl/verilog/ulit.v"
24
add_file -verilog "../rtl/verilog/altera/fifo512_cyclone.v"
25
 
26
 
27
#implementation: "rev_1"
28
impl -add rev_1
29
 
30
#device options
31
set_option -technology CYCLONE
32
set_option -part EP1C6
33
set_option -package QC240
34
set_option -speed_grade -6
35
 
36
#compilation/mapping options
37
set_option -default_enum_encoding onehot
38
set_option -symbolic_fsm_compiler 1
39
set_option -resource_sharing 1
40
set_option -use_fsm_explorer 1
41
set_option -top_module "mips_sys"
42
 
43
#map options
44
set_option -frequency 50.000
45
set_option -run_prop_extract 0
46
set_option -fanout_limit 30
47
set_option -disable_io_insertion 0
48
set_option -verification_mode 0
49
set_option -pipe 1
50
set_option -update_models_cp 0
51
set_option -retiming 1
52
set_option -fixgatedclocks 0
53
set_option -no_sequential_opt 0
54
 
55
#simulation options
56
set_option -write_verilog 0
57
set_option -write_vhdl 0
58
 
59
#VIF options
60
set_option -write_vif 1
61
 
62
#automatic place and route (vendor) options
63
set_option -write_apr_constraint 1
64
 
65
#set result format/file last
66
project -result_file "rev_1/mips_sys.vqm"
67
 
68
#
69
#implementation attributes
70
 
71
set_option -vlog_std v2001
72
set_option -dup 0
73
set_option -project_relative_includes 1
74
 
75
#par_1 attributes
76
set_option -job par_1 -add par
77
set_option -job par_1 -option run_backannotation 0
78
impl -active "rev_1"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.