| 1 |
2 |
dimamali |
#
|
| 2 |
|
|
# LEON configuration written in linux configuration language
|
| 3 |
|
|
#
|
| 4 |
|
|
# Written by Jiri Gaisler, Gaisler Research
|
| 5 |
|
|
#
|
| 6 |
|
|
# Comments and bug reports to jiri@gaisler.com
|
| 7 |
|
|
#
|
| 8 |
|
|
#
|
| 9 |
|
|
|
| 10 |
|
|
define_bool CONFIG_PERI_LCONF y
|
| 11 |
|
|
|
| 12 |
|
|
mainmenu_name "LEON Processor Configuration"
|
| 13 |
|
|
|
| 14 |
|
|
mainmenu_option next_comment
|
| 15 |
|
|
comment 'Synthesis '
|
| 16 |
|
|
choice 'Target technology ' \
|
| 17 |
|
|
"Generic CONFIG_SYN_GENERIC \
|
| 18 |
|
|
Atmel-ATC35 CONFIG_SYN_ATC35 \
|
| 19 |
|
|
Atmel-ATC25 CONFIG_SYN_ATC25 \
|
| 20 |
|
|
Atmel-ATC18 CONFIG_SYN_ATC18 \
|
| 21 |
|
|
UMC-FS90 CONFIG_SYN_FS90 \
|
| 22 |
|
|
UMC-0.18 CONFIG_SYN_UMC018 \
|
| 23 |
|
|
TSMC-0.25 CONFIG_SYN_TSMC025 \
|
| 24 |
|
|
Actel-Proasic CONFIG_SYN_PROASIC \
|
| 25 |
|
|
Actel-Axcel CONFIG_SYN_AXCEL \
|
| 26 |
|
|
Xilinx-Virtex CONFIG_SYN_VIRTEX \
|
| 27 |
|
|
Xilinx-Virtex2 CONFIG_SYN_VIRTEX2" Generic
|
| 28 |
|
|
if [ "$CONFIG_SYN_GENERIC" != "y" ]; then
|
| 29 |
|
|
bool 'Infer cache and trace buffer RAM' CONFIG_SYN_INFER_RAM
|
| 30 |
|
|
bool 'Infer register file' CONFIG_SYN_INFER_REGF
|
| 31 |
|
|
if [ "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y"]; then
|
| 32 |
|
|
bool 'Infer ROM' CONFIG_SYN_INFER_ROM
|
| 33 |
|
|
fi
|
| 34 |
|
|
if [ "$CONFIG_SYN_VIRTEX" != "y" -a "$CONFIG_SYN_AXCEL" != "y" \
|
| 35 |
|
|
-a "$CONFIG_SYN_VIRTEX2" != "y" -a "$CONFIG_SYN_PROASIC" != "y" ]; then
|
| 36 |
|
|
bool 'Infer pads' CONFIG_SYN_INFER_PADS
|
| 37 |
|
|
fi
|
| 38 |
|
|
if [ "$CONFIG_SYN_AXCEL" != "y" -a "$CONFIG_SYN_PROASIC" != "y" ]; then
|
| 39 |
|
|
bool 'Infer PCI pads' CONFIG_SYN_INFER_PCI_PADS
|
| 40 |
|
|
fi
|
| 41 |
|
|
fi
|
| 42 |
|
|
bool 'Infer multiplier' CONFIG_SYN_INFER_MULT
|
| 43 |
|
|
if [ "$CONFIG_SYN_GENERIC" = "y" -o "$CONFIG_SYN_VIRTEX" = "y" \
|
| 44 |
|
|
-o "$CONFIG_SYN_AXCEL" = "y" -o "$CONFIG_SYN_ATC25" = "y" \
|
| 45 |
|
|
-o "$CONFIG_SYN_INFER_REGF" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y"]; then
|
| 46 |
|
|
bool 'Improve register file write timing' CONFIG_SYN_RFTYPE
|
| 47 |
|
|
fi
|
| 48 |
|
|
if [ "$CONFIG_SYN_ATC25" = "y" -o "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y"\
|
| 49 |
|
|
-o "$CONFIG_SYN_ATC18" = "y" -o "$CONFIG_SYN_TSMC025" = "y" ]; then
|
| 50 |
|
|
if [ "$CONFIG_SYN_INFER_RAM" != "y" ]; then
|
| 51 |
|
|
bool 'Use dual-port RAM for DSU trace buffer ' \
|
| 52 |
|
|
CONFIG_SYN_TRACE_DPRAM $CONFIG_SYN_ATC25 $CONFIG_SYN_ATC18 \
|
| 53 |
|
|
$CONFIG_SYN_VIRTEX $CONFIG_SYN_TSMC025 $CONFIG_SYN_VIRTEX2
|
| 54 |
|
|
fi
|
| 55 |
|
|
fi
|
| 56 |
|
|
endmenu
|
| 57 |
|
|
|
| 58 |
|
|
mainmenu_option next_comment
|
| 59 |
|
|
comment 'Clock generation'
|
| 60 |
|
|
if [ "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y" ]; then
|
| 61 |
|
|
bool 'Use Virtex CLKDLL for clock generation' CONFIG_CLK_VIRTEX
|
| 62 |
|
|
fi
|
| 63 |
|
|
if [ "$CONFIG_SYN_VIRTEX2" = "y" -a "$CONFIG_CLK_VIRTEX" != "y"]; then
|
| 64 |
|
|
bool 'Use Virtex-II DCM for clock generation' CONFIG_CLK_VIRTEX2
|
| 65 |
|
|
fi
|
| 66 |
|
|
if [ "$CONFIG_CLK_VIRTEX" = "y"]; then
|
| 67 |
|
|
choice ' System clock multiplier (CLKDLL)' \
|
| 68 |
|
|
"1/2 CONFIG_CLKDLL_1_2 \
|
| 69 |
|
|
1 CONFIG_CLKDLL_1_1 \
|
| 70 |
|
|
2 CONFIG_CLKDLL_2_1" 1
|
| 71 |
|
|
fi
|
| 72 |
|
|
if [ "$CONFIG_CLK_VIRTEX2" = "y"]; then
|
| 73 |
|
|
choice ' System clock multiplier (DCM)' \
|
| 74 |
|
|
"2/3 CONFIG_DCM_2_3 \
|
| 75 |
|
|
3/4 CONFIG_DCM_3_4 \
|
| 76 |
|
|
4/5 CONFIG_DCM_4_5 \
|
| 77 |
|
|
1 CONFIG_DCM_1_1 \
|
| 78 |
|
|
5/4 CONFIG_DCM_5_4 \
|
| 79 |
|
|
4/3 CONFIG_DCM_4_3 \
|
| 80 |
|
|
3/2 CONFIG_DCM_3_2 \
|
| 81 |
|
|
5/3 CONFIG_DCM_5_3 \
|
| 82 |
|
|
2 CONFIG_DCM_2_1 \
|
| 83 |
|
|
3 CONFIG_DCM_3_1 \
|
| 84 |
|
|
4 CONFIG_DCM_4_1" 1
|
| 85 |
|
|
fi
|
| 86 |
|
|
if [ "$CONFIG_SYN_AXCEL" = "y" ]; then
|
| 87 |
|
|
bool 'Use global clock pad (Actel AX)' CONFIG_AXCEL_HCLKBUF
|
| 88 |
|
|
fi
|
| 89 |
|
|
if [ "$CONFIG_SYN_VIRTEX2" = "y" -o "$CONFIG_CLK_VIRTEX" = "y"]; then
|
| 90 |
|
|
bool 'Enable CLKDLL for PCI clock' CONFIG_PCI_DLL
|
| 91 |
|
|
fi
|
| 92 |
|
|
if [ "$CONFIG_PCI_DLL" != "y" ]; then
|
| 93 |
|
|
bool 'Use PCI clock as system clock' CONFIG_PCI_SYSCLK
|
| 94 |
|
|
fi
|
| 95 |
|
|
endmenu
|
| 96 |
|
|
|
| 97 |
|
|
mainmenu_option next_comment
|
| 98 |
|
|
comment 'Processor '
|
| 99 |
|
|
mainmenu_option next_comment
|
| 100 |
|
|
comment 'Integer unit '
|
| 101 |
|
|
int 'SPARC register windows' CONFIG_IU_NWINDOWS 8
|
| 102 |
|
|
bool 'SPARC V8 MUL/DIV instructions' CONFIG_IU_V8MULDIV
|
| 103 |
|
|
if [ "$CONFIG_IU_V8MULDIV" = "y" ]; then
|
| 104 |
|
|
choice 'Hardware multiplier latency' \
|
| 105 |
|
|
"1-cycle CONFIG_IU_MUL_LATENCY_1 \
|
| 106 |
|
|
2-cycles CONFIG_IU_MUL_LATENCY_2 \
|
| 107 |
|
|
4-cycles CONFIG_IU_MUL_LATENCY_4 \
|
| 108 |
|
|
5-cycles CONFIG_IU_MUL_LATENCY_5 \
|
| 109 |
|
|
35-cycles CONFIG_IU_MUL_LATENCY_35" 5-cycles
|
| 110 |
|
|
fi
|
| 111 |
|
|
dep_bool 'SPARC V8e SMAC/UMAC instructions ' CONFIG_IU_MUL_MAC $CONFIG_IU_MUL_LATENCY_4 $CONFIG_IU_V8MULDIV
|
| 112 |
|
|
int 'Load delay' CONFIG_IU_LDELAY 1
|
| 113 |
|
|
bool 'Fast jump-address generation ' CONFIG_IU_FASTJUMP
|
| 114 |
|
|
bool 'ICC interlock ' CONFIG_IU_ICCHOLD
|
| 115 |
|
|
bool 'Fast instruction decoding ' CONFIG_IU_FASTDECODE
|
| 116 |
|
|
if [ "$CONFIG_SYN_TSMC025" = "y" -o "$CONFIG_SYN_UMC018" = "y" \
|
| 117 |
|
|
-o "$CONFIG_SYN_FS90" = "y" -o "$CONFIG_SYN_PROASIC" = "y" \
|
| 118 |
|
|
-o "$CONFIG_SYN_ATC18" = "y" \
|
| 119 |
|
|
-o "$CONFIG_SYN_AXCEL" = "y" -o "$CONFIG_SYN_ATC25" = "y" ]; then
|
| 120 |
|
|
bool 'Register file power-saving ' CONFIG_IU_RFPOW
|
| 121 |
|
|
fi
|
| 122 |
|
|
int 'Hardware watchpoints' CONFIG_IU_WATCHPOINTS 0
|
| 123 |
|
|
endmenu
|
| 124 |
|
|
mainmenu_option next_comment
|
| 125 |
|
|
comment 'Floating-point unit'
|
| 126 |
|
|
bool 'Enable FPU ' CONFIG_FPU_ENABLE
|
| 127 |
|
|
if [ "$CONFIG_FPU_ENABLE" = "y" ]; then
|
| 128 |
|
|
choice 'FPU core' \
|
| 129 |
|
|
"GRFPU CONFIG_FPU_GRFPU \
|
| 130 |
|
|
Meiko CONFIG_FPU_MEIKO \
|
| 131 |
|
|
LTH CONFIG_FPU_LTH" GRFPU
|
| 132 |
|
|
int 'FSR version ID' CONFIG_FPU_VER 0
|
| 133 |
|
|
fi
|
| 134 |
|
|
endmenu
|
| 135 |
|
|
mainmenu_option next_comment
|
| 136 |
|
|
comment 'Co-processor'
|
| 137 |
|
|
bool 'Enable co-processor ' CONFIG_CP_ENABLE
|
| 138 |
|
|
if [ "$CONFIG_CP_ENABLE" = "y" ]; then
|
| 139 |
|
|
string 'Co-processor configuration' CONFIG_CP_CFG "cp_none"
|
| 140 |
|
|
fi
|
| 141 |
|
|
endmenu
|
| 142 |
|
|
mainmenu_option next_comment
|
| 143 |
|
|
comment 'Cache system '
|
| 144 |
|
|
comment 'Instruction cache '
|
| 145 |
|
|
choice 'Associativity (sets) ' \
|
| 146 |
|
|
"1 CONFIG_ICACHE_ASSO1 \
|
| 147 |
|
|
2 CONFIG_ICACHE_ASSO2 \
|
| 148 |
|
|
3 CONFIG_ICACHE_ASSO3 \
|
| 149 |
|
|
4 CONFIG_ICACHE_ASSO4" 1
|
| 150 |
|
|
choice 'Set size (kbytes/set)' \
|
| 151 |
|
|
"1 CONFIG_ICACHE_SZ1 \
|
| 152 |
|
|
2 CONFIG_ICACHE_SZ2 \
|
| 153 |
|
|
4 CONFIG_ICACHE_SZ4 \
|
| 154 |
|
|
8 CONFIG_ICACHE_SZ8 \
|
| 155 |
|
|
16 CONFIG_ICACHE_SZ16 \
|
| 156 |
|
|
32 CONFIG_ICACHE_SZ32 \
|
| 157 |
|
|
64 CONFIG_ICACHE_SZ64" 2
|
| 158 |
|
|
choice 'Line size (bytes/line)' \
|
| 159 |
|
|
"16 CONFIG_ICACHE_LZ16 \
|
| 160 |
|
|
32 CONFIG_ICACHE_LZ32" 16
|
| 161 |
|
|
if [ "$CONFIG_ICACHE_ASSO1" != "y" ]; then
|
| 162 |
|
|
choice 'Replacement alorithm' \
|
| 163 |
|
|
"Random CONFIG_ICACHE_ALGORND \
|
| 164 |
|
|
LRR CONFIG_ICACHE_ALGOLRR \
|
| 165 |
|
|
LRU CONFIG_ICACHE_ALGOLRU" Random
|
| 166 |
|
|
bool 'Cache locking ' CONFIG_ICACHE_LOCK
|
| 167 |
|
|
fi
|
| 168 |
|
|
comment 'Data cache'
|
| 169 |
|
|
choice 'Associativity (sets)' \
|
| 170 |
|
|
"1 CONFIG_DCACHE_ASSO1 \
|
| 171 |
|
|
2 CONFIG_DCACHE_ASSO2 \
|
| 172 |
|
|
3 CONFIG_DCACHE_ASSO3 \
|
| 173 |
|
|
4 CONFIG_DCACHE_ASSO4" 1
|
| 174 |
|
|
choice 'Set size (kbytes/set)' \
|
| 175 |
|
|
"1 CONFIG_DCACHE_SZ1 \
|
| 176 |
|
|
2 CONFIG_DCACHE_SZ2 \
|
| 177 |
|
|
4 CONFIG_DCACHE_SZ4 \
|
| 178 |
|
|
8 CONFIG_DCACHE_SZ8 \
|
| 179 |
|
|
16 CONFIG_DCACHE_SZ16 \
|
| 180 |
|
|
32 CONFIG_DCACHE_SZ32 \
|
| 181 |
|
|
64 CONFIG_DCACHE_SZ64" 2
|
| 182 |
|
|
choice 'Line size (bytes/line)' \
|
| 183 |
|
|
"16 CONFIG_DCACHE_LZ16 \
|
| 184 |
|
|
32 CONFIG_DCACHE_LZ32" 16
|
| 185 |
|
|
if [ "$CONFIG_DCACHE_ASSO1" != "y" ]; then
|
| 186 |
|
|
choice 'Replacement alorithm' \
|
| 187 |
|
|
"Random CONFIG_DCACHE_ALGORND \
|
| 188 |
|
|
LRR CONFIG_DCACHE_ALGOLRR \
|
| 189 |
|
|
LRU CONFIG_DCACHE_ALGOLRU" Random
|
| 190 |
|
|
bool 'Cache locking ' CONFIG_DCACHE_LOCK
|
| 191 |
|
|
fi
|
| 192 |
|
|
if [ "$CONFIG_SYN_ATC25" = "y" -o "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y" \
|
| 193 |
|
|
-o "$CONFIG_SYN_ATC18" = "y" -o "$CONFIG_SYN_TSMC025" = "y" ]; then
|
| 194 |
|
|
if [ "$CONFIG_SYN_INFER_RAM" != "y" -a "$CONFIG_MMU_ENABLE" != "y" ]; then
|
| 195 |
|
|
bool 'AHB snooping ' CONFIG_DCACHE_SNOOP
|
| 196 |
|
|
fi
|
| 197 |
|
|
fi
|
| 198 |
|
|
if [ "$CONFIG_DCACHE_SNOOP" = "y" ]; then
|
| 199 |
|
|
choice 'Snoop implementation' \
|
| 200 |
|
|
"Slow CONFIG_DCACHE_SNOOP_SLOW \
|
| 201 |
|
|
Fast CONFIG_DCACHE_SNOOP_FAST" Slow
|
| 202 |
|
|
fi
|
| 203 |
|
|
if [ "$CONFIG_DCACHE_ASSO1" != "y" ]; then
|
| 204 |
|
|
bool 'Fast read-data generation ' CONFIG_DCACHE_RFAST
|
| 205 |
|
|
fi
|
| 206 |
|
|
if [ "$CONFIG_DCACHE_ASSO1" != "y" ]; then
|
| 207 |
|
|
bool 'Fast write-data generation ' CONFIG_DCACHE_WFAST
|
| 208 |
|
|
fi
|
| 209 |
|
|
if [ "$CONFIG_MMU_ENABLE" != "y" ]; then
|
| 210 |
|
|
bool 'Enable local data RAM ' CONFIG_DCACHE_LRAM
|
| 211 |
|
|
fi
|
| 212 |
|
|
if [ "$CONFIG_DCACHE_LRAM" = "y" ]; then
|
| 213 |
|
|
choice 'Local data RAM size (kbytes)' \
|
| 214 |
|
|
"1 CONFIG_DCACHE_LRAM_SZ1 \
|
| 215 |
|
|
2 CONFIG_DCACHE_LRAM_SZ2 \
|
| 216 |
|
|
4 CONFIG_DCACHE_LRAM_SZ4 \
|
| 217 |
|
|
8 CONFIG_DCACHE_LRAM_SZ8 \
|
| 218 |
|
|
16 CONFIG_DCACHE_LRAM_SZ16 \
|
| 219 |
|
|
32 CONFIG_DCACHE_LRAM_SZ32 \
|
| 220 |
|
|
64 CONFIG_DCACHE_LRAM_SZ64" 2
|
| 221 |
|
|
hex ' Local RAM start address (8 MSB) ' CONFIG_DCACHE_LRSTART 0x8f
|
| 222 |
|
|
fi
|
| 223 |
|
|
endmenu
|
| 224 |
|
|
mainmenu_option next_comment
|
| 225 |
|
|
comment 'MMU'
|
| 226 |
|
|
bool 'Enable MMU ' CONFIG_MMU_ENABLE
|
| 227 |
|
|
if [ "$CONFIG_MMU_ENABLE" = "y" ]; then
|
| 228 |
|
|
choice 'MMU type ' \
|
| 229 |
|
|
"combined CONFIG_MMU_COMBINED \
|
| 230 |
|
|
split CONFIG_MMU_SPLIT" combined
|
| 231 |
|
|
choice 'TLB replacement sheme ' \
|
| 232 |
|
|
"LRU CONFIG_MMU_REPARRAY \
|
| 233 |
|
|
Increment CONFIG_MMU_REPINCREMENT" increment
|
| 234 |
|
|
choice 'Instruction (or combined) TLB entries' \
|
| 235 |
|
|
"2 CONFIG_MMU_I2 \
|
| 236 |
|
|
4 CONFIG_MMU_I4 \
|
| 237 |
|
|
8 CONFIG_MMU_I8 \
|
| 238 |
|
|
16 CONFIG_MMU_I16 \
|
| 239 |
|
|
32 CONFIG_MMU_I32" 8
|
| 240 |
|
|
if [ "$CONFIG_MMU_SPLIT" = "y" ]; then
|
| 241 |
|
|
choice 'Data TLB entries' \
|
| 242 |
|
|
"2 CONFIG_MMU_D2 \
|
| 243 |
|
|
4 CONFIG_MMU_D4 \
|
| 244 |
|
|
8 CONFIG_MMU_D8 \
|
| 245 |
|
|
16 CONFIG_MMU_D16 \
|
| 246 |
|
|
32 CONFIG_MMU_D32" 8
|
| 247 |
|
|
fi
|
| 248 |
|
|
bool 'Enable Diagnostic Access ' CONFIG_MMU_DIAG
|
| 249 |
|
|
fi
|
| 250 |
|
|
endmenu
|
| 251 |
|
|
|
| 252 |
|
|
mainmenu_option next_comment
|
| 253 |
|
|
comment 'Debug support unit '
|
| 254 |
|
|
bool 'Debug support unit ' CONFIG_DSU_ENABLE
|
| 255 |
|
|
if [ "$CONFIG_DSU_ENABLE" = "y" ]; then
|
| 256 |
|
|
bool 'Trace buffer' CONFIG_DSU_TRACEBUF
|
| 257 |
|
|
if [ "$CONFIG_DSU_TRACEBUF" = "y" ]; then
|
| 258 |
|
|
bool 'Mixed instruction/AHB tracing' CONFIG_DSU_MIXED_TRACE
|
| 259 |
|
|
choice 'Trace buffer lines' \
|
| 260 |
|
|
"64 CONFIG_DSU_TRACESZ64 \
|
| 261 |
|
|
128 CONFIG_DSU_TRACESZ128 \
|
| 262 |
|
|
256 CONFIG_DSU_TRACESZ256 \
|
| 263 |
|
|
512 CONFIG_DSU_TRACESZ512 \
|
| 264 |
|
|
1024 CONFIG_DSU_TRACESZ1024" 128
|
| 265 |
|
|
fi
|
| 266 |
|
|
fi
|
| 267 |
|
|
endmenu
|
| 268 |
|
|
endmenu
|
| 269 |
|
|
mainmenu_option next_comment
|
| 270 |
|
|
comment 'AMBA configuration'
|
| 271 |
|
|
int 'Default AHB master' CONFIG_AHB_DEFMST 0
|
| 272 |
|
|
bool 'AHB split-transaction support ' CONFIG_AHB_SPLIT
|
| 273 |
|
|
endmenu
|
| 274 |
|
|
|
| 275 |
|
|
mainmenu_option next_comment
|
| 276 |
|
|
comment 'Memory controller'
|
| 277 |
|
|
bool '8-bit PROM/SRAM bus support ' CONFIG_MCTRL_8BIT
|
| 278 |
|
|
bool '16-bit PROM/SRAM bus support ' CONFIG_MCTRL_16BIT
|
| 279 |
|
|
bool 'RAM write protection ' CONFIG_PERI_WPROT
|
| 280 |
|
|
bool 'Write strobe timing feedback ' CONFIG_MCTRL_WFB
|
| 281 |
|
|
bool '5th SRAM chip-select ' CONFIG_MCTRL_5CS
|
| 282 |
|
|
bool 'SDRAM controller ' CONFIG_MCTRL_SDRAM
|
| 283 |
|
|
if [ "$CONFIG_MCTRL_SDRAM" = "y" ]; then
|
| 284 |
|
|
bool 'Inverted SDRAM clock' CONFIG_MCTRL_SDRAM_INVCLK
|
| 285 |
|
|
bool 'Separate address and data buses' CONFIG_MCTRL_SDRAM_SEPBUS
|
| 286 |
|
|
fi
|
| 287 |
|
|
endmenu
|
| 288 |
|
|
|
| 289 |
|
|
mainmenu_option next_comment
|
| 290 |
|
|
comment 'Peripherals '
|
| 291 |
|
|
bool 'LEON configuration register ' CONFIG_PERI_LCONF
|
| 292 |
|
|
bool 'Secondary interrupt controller ' CONFIG_PERI_IRQ2
|
| 293 |
|
|
if [ "$CONFIG_PERI_IRQ2" = "y" ]; then
|
| 294 |
|
|
string 'Sec. interrupt controller configuration ' CONFIG_PERI_IRQ2_CFG "irq2none"
|
| 295 |
|
|
fi
|
| 296 |
|
|
bool 'Watchdog ' CONFIG_PERI_WDOG
|
| 297 |
|
|
bool 'AHB status register ' CONFIG_PERI_AHBSTAT
|
| 298 |
|
|
bool 'On-chip AHB RAM ' CONFIG_AHBRAM_ENABLE
|
| 299 |
|
|
if [ "$CONFIG_AHBRAM_ENABLE" = "y" ]; then
|
| 300 |
|
|
choice 'AHB RAM size (Kbyte)' \
|
| 301 |
|
|
"1 CONFIG_AHBRAM_SZ1 \
|
| 302 |
|
|
2 CONFIG_AHBRAM_SZ2 \
|
| 303 |
|
|
4 CONFIG_AHBRAM_SZ4 \
|
| 304 |
|
|
8 CONFIG_AHBRAM_SZ8 \
|
| 305 |
|
|
16 CONFIG_AHBRAM_SZ16 \
|
| 306 |
|
|
32 CONFIG_AHBRAM_SZ32 \
|
| 307 |
|
|
64 CONFIG_AHBRAM_SZ64" 4
|
| 308 |
|
|
fi
|
| 309 |
|
|
mainmenu_option next_comment
|
| 310 |
|
|
comment 'Ethernet interface '
|
| 311 |
|
|
bool 'Enable Ethernet interface ' CONFIG_ETH_ENABLE
|
| 312 |
|
|
if [ "$CONFIG_ETH_ENABLE" = "y" ]; then
|
| 313 |
|
|
int 'TX FIFO depth' CONFIG_ETH_TXFIFO 8
|
| 314 |
|
|
int 'RX FIFO depth' CONFIG_ETH_RXFIFO 8
|
| 315 |
|
|
int 'AHB burst length' CONFIG_ETH_BURST 4
|
| 316 |
|
|
fi
|
| 317 |
|
|
endmenu
|
| 318 |
|
|
|
| 319 |
|
|
mainmenu_option next_comment
|
| 320 |
|
|
comment 'PCI interface '
|
| 321 |
|
|
bool 'Enable PCI interface ' CONFIG_PCI_ENABLE
|
| 322 |
|
|
if [ "$CONFIG_PCI_ENABLE" = "y" ]; then
|
| 323 |
|
|
choice 'PCI core' \
|
| 324 |
|
|
"Simple-target CONFIG_PCI_SIMPLE_TARGET" Simple-target
|
| 325 |
|
|
hex 'PCI vendor ID' CONFIG_PCI_VENDORID 16E3
|
| 326 |
|
|
hex 'PCI device ID' CONFIG_PCI_DEVICEID 0210
|
| 327 |
|
|
hex 'PCI revision ID' CONFIG_PCI_REVID 1
|
| 328 |
|
|
if [ "$CONFIG_PCI_FAST_TARGET" = "y" -o "$CONFIG_PCI_MASTER_TARGET" = "y" ]; then
|
| 329 |
|
|
choice 'PCI FIFO depth' \
|
| 330 |
|
|
"8 CONFIG_PCI_FIFO8 \
|
| 331 |
|
|
16 CONFIG_PCI_FIFO16 \
|
| 332 |
|
|
32 CONFIG_PCI_FIFO32 \
|
| 333 |
|
|
64 CONFIG_PCI_FIFO64 \
|
| 334 |
|
|
128 CONFIG_PCI_FIFO128" 8
|
| 335 |
|
|
fi
|
| 336 |
|
|
if [ "$CONFIG_PCI_TRACE" = "y" ]; then
|
| 337 |
|
|
choice 'PCI trace buffer depth' \
|
| 338 |
|
|
"256 CONFIG_PCI_TRACE256 \
|
| 339 |
|
|
512 CONFIG_PCI_TRACE512 \
|
| 340 |
|
|
1024 CONFIG_PCI_TRACE1024 \
|
| 341 |
|
|
2048 CONFIG_PCI_TRACE2048 \
|
| 342 |
|
|
4096 CONFIG_PCI_TRACE4096" 256
|
| 343 |
|
|
fi
|
| 344 |
|
|
bool 'PCI reset affects complete processor' CONFIG_PCI_RESETALL
|
| 345 |
|
|
bool 'PCI arbiter ' CONFIG_PCI_ARBEN
|
| 346 |
|
|
fi
|
| 347 |
|
|
endmenu
|
| 348 |
|
|
|
| 349 |
|
|
endmenu
|
| 350 |
|
|
|
| 351 |
|
|
mainmenu_option next_comment
|
| 352 |
|
|
comment 'Boot options'
|
| 353 |
|
|
choice 'Boot selection ' \
|
| 354 |
|
|
"Memory CONFIG_BOOT_EXTPROM \
|
| 355 |
|
|
Internal-PROM CONFIG_BOOT_INTPROM \
|
| 356 |
|
|
Both CONFIG_BOOT_MIXPROM" Memory
|
| 357 |
|
|
if [ "$CONFIG_BOOT_EXTPROM" != "y" ]; then
|
| 358 |
|
|
int 'RAM read waitstates' CONFIG_BOOT_RWS 0
|
| 359 |
|
|
int 'RAM write waitstates' CONFIG_BOOT_WWS 0
|
| 360 |
|
|
int 'System clock frequency' CONFIG_BOOT_SYSCLK 25000000
|
| 361 |
|
|
int 'UART baud rate' CONFIG_BOOT_BAUDRATE 38400
|
| 362 |
|
|
bool 'Use external baud rate setting (PIO[7:0]) ' CONFIG_BOOT_EXTBAUD
|
| 363 |
|
|
int 'Internal boot PROM address bits' CONFIG_BOOT_PROMABITS 11
|
| 364 |
|
|
fi
|
| 365 |
|
|
endmenu
|
| 366 |
|
|
mainmenu_option next_comment
|
| 367 |
|
|
comment 'VHDL Debugging '
|
| 368 |
|
|
bool 'Accelerated UART tracing ' CONFIG_DEBUG_UART
|
| 369 |
|
|
bool 'Integer unit register writes ' CONFIG_DEBUG_IURF
|
| 370 |
|
|
dep_bool 'Floating-point unit register writes ' CONFIG_DEBUG_FPURF $CONFIG_FPU_ENABLE
|
| 371 |
|
|
bool 'Continue on reset trap ' CONFIG_DEBUG_NOHALT
|
| 372 |
|
|
bool '32-bit program counters ' CONFIG_DEBUG_PC32
|
| 373 |
|
|
if [ "$CONFIG_FT_ENABLE" = "y" ]; then
|
| 374 |
|
|
if [ "$CONFIG_FT_RF_ENABLE" = "y" ]; then
|
| 375 |
|
|
bool 'Inject register-file errors ' CONFIG_DEBUG_RFERR
|
| 376 |
|
|
fi
|
| 377 |
|
|
if [ "$CONFIG_FT_CACHEMEM_ENABLE" = "y" ]; then
|
| 378 |
|
|
bool 'Inject cache memory errors ' CONFIG_DEBUG_CACHEMEMERR
|
| 379 |
|
|
fi
|
| 380 |
|
|
fi
|
| 381 |
|
|
endmenu
|
