| 1 |
2 |
dimamali |
# ==== Clock inputs (CLK) ====
|
| 2 |
|
|
NET "clk_in" LOC = "C9" | IOSTANDARD = LVCMOS33 ;
|
| 3 |
|
|
NET "clk_in" PERIOD = 20ns HIGH 40%;
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
# ==== Pushbuttons (BTN) ====
|
| 7 |
|
|
#NET "BTN_EAST" LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 8 |
|
|
#NET "BTN_NORTH" LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 9 |
|
|
#NET "BTN_SOUTH" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 10 |
|
|
NET "reset_in" LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 11 |
|
|
#NET "btn0" LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 12 |
|
|
#NET "btn1" LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 13 |
|
|
#NET "btn2" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 14 |
|
|
|
| 15 |
|
|
|
| 16 |
|
|
# ==== Discrete LEDs (LED) ====
|
| 17 |
|
|
# These are shared connections with the FX2 connector
|
| 18 |
|
|
NET "led<0>" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 19 |
|
|
NET "led<1>" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 20 |
|
|
NET "led<2>" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 21 |
|
|
NET "led<3>" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 22 |
|
|
NET "led<4>" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 23 |
|
|
NET "led<5>" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 24 |
|
|
NET "led<6>" LOC = "E9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 25 |
|
|
NET "led<7>" LOC = "F9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 26 |
|
|
|
| 27 |
|
|
# ==== Rotary Encoder ====
|
| 28 |
|
|
NET "rotary<0>" LOC = "K18" | IOSTANDARD = LVTTL | PULLUP ;
|
| 29 |
|
|
NET "rotary<1>" LOC = "G18" | IOSTANDARD = LVTTL | PULLUP ;
|
| 30 |
|
|
NET "rotary<2>" LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 31 |
|
|
|
| 32 |
|
|
# ==== Slide Switches (SW) ====
|
| 33 |
|
|
NET "sw<0>" LOC = "L13" | IOSTANDARD = LVTTL | PULLUP ;
|
| 34 |
|
|
NET "sw<1>" LOC = "L14" | IOSTANDARD = LVTTL | PULLUP ;
|
| 35 |
|
|
NET "sw<2>" LOC = "H18" | IOSTANDARD = LVTTL | PULLUP ;
|
| 36 |
|
|
NET "sw<3>" LOC = "N17" | IOSTANDARD = LVTTL | PULLUP ;
|
| 37 |
|
|
|
| 38 |
|
|
# ==== RS-232 Serial Ports (RS232) ====
|
| 39 |
|
|
NET "uart_rx" LOC = "R7" | IOSTANDARD = LVTTL ;
|
| 40 |
|
|
NET "uart_tx" LOC = "M14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = SLOW ;
|
| 41 |
|
|
|
| 42 |
|
|
|
| 43 |
|
|
# ==== DDR SDRAM (SD) ==== (I/O Bank 3, VCCO=2.5V)
|
| 44 |
|
|
NET "ddr_addr<0>" LOC = "T1" | IOSTANDARD = SSTL2_I ;
|
| 45 |
|
|
NET "ddr_addr<1>" LOC = "R3" | IOSTANDARD = SSTL2_I ;
|
| 46 |
|
|
NET "ddr_addr<2>" LOC = "R2" | IOSTANDARD = SSTL2_I ;
|
| 47 |
|
|
NET "ddr_addr<3>" LOC = "P1" | IOSTANDARD = SSTL2_I ;
|
| 48 |
|
|
NET "ddr_addr<4>" LOC = "F4" | IOSTANDARD = SSTL2_I ;
|
| 49 |
|
|
NET "ddr_addr<5>" LOC = "H4" | IOSTANDARD = SSTL2_I ;
|
| 50 |
|
|
NET "ddr_addr<6>" LOC = "H3" | IOSTANDARD = SSTL2_I ;
|
| 51 |
|
|
NET "ddr_addr<7>" LOC = "H1" | IOSTANDARD = SSTL2_I ;
|
| 52 |
|
|
NET "ddr_addr<8>" LOC = "H2" | IOSTANDARD = SSTL2_I ;
|
| 53 |
|
|
NET "ddr_addr<9>" LOC = "N4" | IOSTANDARD = SSTL2_I ;
|
| 54 |
|
|
NET "ddr_addr<10>" LOC = "T2" | IOSTANDARD = SSTL2_I ;
|
| 55 |
|
|
NET "ddr_addr<11>" LOC = "N5" | IOSTANDARD = SSTL2_I ;
|
| 56 |
|
|
NET "ddr_addr<12>" LOC = "P2" | IOSTANDARD = SSTL2_I ;
|
| 57 |
|
|
NET "ddr_ba<0>" LOC = "K5" | IOSTANDARD = SSTL2_I ;
|
| 58 |
|
|
NET "ddr_ba<1>" LOC = "K6" | IOSTANDARD = SSTL2_I ;
|
| 59 |
|
|
NET "ddr_cas_n" LOC = "C2" | IOSTANDARD = SSTL2_I ;
|
| 60 |
|
|
NET "ddr_clk_n" LOC = "J4" | IOSTANDARD = SSTL2_I ;
|
| 61 |
|
|
NET "ddr_clk" LOC = "J5" | IOSTANDARD = SSTL2_I ;
|
| 62 |
|
|
NET "ddr_cke" LOC = "K3" | IOSTANDARD = SSTL2_I ;
|
| 63 |
|
|
NET "ddr_cs_n" LOC = "K4" | IOSTANDARD = SSTL2_I ;
|
| 64 |
|
|
NET "ddr_dq<0>" LOC = "L2" | IOSTANDARD = SSTL2_I ;
|
| 65 |
|
|
NET "ddr_dq<1>" LOC = "L1" | IOSTANDARD = SSTL2_I ;
|
| 66 |
|
|
NET "ddr_dq<2>" LOC = "L3" | IOSTANDARD = SSTL2_I ;
|
| 67 |
|
|
NET "ddr_dq<3>" LOC = "L4" | IOSTANDARD = SSTL2_I ;
|
| 68 |
|
|
NET "ddr_dq<4>" LOC = "M3" | IOSTANDARD = SSTL2_I ;
|
| 69 |
|
|
NET "ddr_dq<5>" LOC = "M4" | IOSTANDARD = SSTL2_I ;
|
| 70 |
|
|
NET "ddr_dq<6>" LOC = "M5" | IOSTANDARD = SSTL2_I ;
|
| 71 |
|
|
NET "ddr_dq<7>" LOC = "M6" | IOSTANDARD = SSTL2_I ;
|
| 72 |
|
|
NET "ddr_dq<8>" LOC = "E2" | IOSTANDARD = SSTL2_I ;
|
| 73 |
|
|
NET "ddr_dq<9>" LOC = "E1" | IOSTANDARD = SSTL2_I ;
|
| 74 |
|
|
NET "ddr_dq<10>" LOC = "F1" | IOSTANDARD = SSTL2_I ;
|
| 75 |
|
|
NET "ddr_dq<11>" LOC = "F2" | IOSTANDARD = SSTL2_I ;
|
| 76 |
|
|
NET "ddr_dq<12>" LOC = "G6" | IOSTANDARD = SSTL2_I ;
|
| 77 |
|
|
NET "ddr_dq<13>" LOC = "G5" | IOSTANDARD = SSTL2_I ;
|
| 78 |
|
|
NET "ddr_dq<14>" LOC = "H6" | IOSTANDARD = SSTL2_I ;
|
| 79 |
|
|
NET "ddr_dq<15>" LOC = "H5" | IOSTANDARD = SSTL2_I ;
|
| 80 |
|
|
NET "ddr_dm<0>" LOC = "J2" | IOSTANDARD = SSTL2_I ;
|
| 81 |
|
|
NET "ddr_dqs<0>" LOC = "L6" | IOSTANDARD = SSTL2_I ;
|
| 82 |
|
|
NET "ddr_ras_n" LOC = "C1" | IOSTANDARD = SSTL2_I ;
|
| 83 |
|
|
NET "ddr_dm<1>" LOC = "J1" | IOSTANDARD = SSTL2_I ;
|
| 84 |
|
|
NET "ddr_dqs<1>" LOC = "G3" | IOSTANDARD = SSTL2_I ;
|
| 85 |
|
|
NET "ddr_we_n" LOC = "D1" | IOSTANDARD = SSTL2_I ;
|
| 86 |
|
|
|
| 87 |
|
|
# Path to allow connection to top DCM connection
|
| 88 |
|
|
NET "ddr_clk_fb" LOC = "B9" | IOSTANDARD = LVCMOS33 ;
|
| 89 |
|
|
#NET "ddr_clk_fb" PERIOD = 7.5ns HIGH 40%;
|
| 90 |
|
|
|
| 91 |
|
|
# Prohibit VREF pins
|
| 92 |
|
|
CONFIG PROHIBIT = D2;
|
| 93 |
|
|
CONFIG PROHIBIT = G4;
|
| 94 |
|
|
CONFIG PROHIBIT = J6;
|
| 95 |
|
|
CONFIG PROHIBIT = L5;
|
| 96 |
|
|
CONFIG PROHIBIT = R4;
|
| 97 |
|
|
|
