| 1 |
2 |
dimamali |
|
| 2 |
|
|
NET "clk" LOC = "AJ15" | IOSTANDARD = LVCMOS25;
|
| 3 |
|
|
NET "clk" TNM_NET = "clk";
|
| 4 |
|
|
TIMESPEC "TS_clk" = PERIOD "clk" 10.00 ns HIGH 50 %;
|
| 5 |
|
|
|
| 6 |
|
|
NET "clkm" TNM_NET = "clkm";
|
| 7 |
|
|
NET "clkml" TNM_NET = "clkml";
|
| 8 |
|
|
TIMESPEC "TS_clkm_clkml" = FROM "clkm" TO "clkml" TIG;
|
| 9 |
|
|
TIMESPEC "TS_clkml_clkm" = FROM "clkml" TO "clkm" TIG;
|
| 10 |
|
|
NET "ddrlock" TIG;
|
| 11 |
|
|
NET ddr_clk_fb_out FEEDBACK = 1.0 NET ddr_clk_fb;
|
| 12 |
|
|
|
| 13 |
|
|
NET erx_clk PERIOD = 40.000 ;
|
| 14 |
|
|
OFFSET = in : 10.000 : BEFORE erx_clk ;
|
| 15 |
|
|
NET etx_clk PERIOD = 40.000 ;
|
| 16 |
|
|
OFFSET = out : 20.000 : AFTER etx_clk ;
|
| 17 |
|
|
OFFSET = in : 10.000 : BEFORE etx_clk ;
|
| 18 |
|
|
|
| 19 |
|
|
NET "resetn" LOC = "AH5" | IOSTANDARD = LVTTL;
|
| 20 |
|
|
|
| 21 |
|
|
#NET "SW_0" LOC = "AC11" | IOSTANDARD = LVCMOS25;
|
| 22 |
|
|
NET "dsuen" LOC = "AC11" | IOSTANDARD = LVCMOS25;
|
| 23 |
|
|
#NET "SW_1" LOC = "AD11" | IOSTANDARD = LVCMOS25;
|
| 24 |
|
|
#NET "SW_2" LOC = "AF8" | IOSTANDARD = LVCMOS25;
|
| 25 |
|
|
#NET "SW_3" LOC = "AF9" | IOSTANDARD = LVCMOS25;
|
| 26 |
|
|
|
| 27 |
|
|
NET "txd" LOC = "AE7" | IOSTANDARD = LVCMOS25;
|
| 28 |
|
|
NET "rxd" LOC = "AJ8" | IOSTANDARD = LVCMOS25;
|
| 29 |
|
|
#NET "RS232_DSR_OUT" LOC = "AD10" | IOSTANDARD = LVCMOS25;
|
| 30 |
|
|
#NET "RS232_CTS_OUT" LOC = "AE8" | IOSTANDARD = LVCMOS25;
|
| 31 |
|
|
#NET "RS232_RTS_IN" LOC = "AK8" | IOSTANDARD = LVCMOS25;
|
| 32 |
|
|
|
| 33 |
|
|
#NET "PB_ENTER" LOC = "AG5";
|
| 34 |
|
|
NET "dsubre" LOC = "AG5" | IOSTANDARD = LVTTL;
|
| 35 |
|
|
#NET "PB_UP" LOC = "AH4";
|
| 36 |
|
|
#NET "PB_DOWN" LOC = "AG3";
|
| 37 |
|
|
#NET "PB_LEFT" LOC = "AH1";
|
| 38 |
|
|
#NET "PB_RIGHT" LOC = "AH2";
|
| 39 |
|
|
|
| 40 |
|
|
NET "ps2clk(0)" LOC = "AG2" | IOSTANDARD = LVTTL;
|
| 41 |
|
|
NET "ps2data(0)" LOC = "AG1" | IOSTANDARD = LVTTL;
|
| 42 |
|
|
NET "ps2clk(1)" LOC = "AD6" | IOSTANDARD = LVTTL;
|
| 43 |
|
|
NET "ps2data(1)" LOC = "AD5" | IOSTANDARD = LVTTL;
|
| 44 |
|
|
|
| 45 |
|
|
#NET "LED_0" LOC = "AC4" | IOSTANDARD = LVTTL;
|
| 46 |
|
|
NET "dsuact" LOC = "AC4" | IOSTANDARD = LVTTL;
|
| 47 |
|
|
#NET "LED_1" LOC = "AC3" | IOSTANDARD = LVTTL;
|
| 48 |
|
|
NET "errorn" LOC = "AC3" | IOSTANDARD = LVTTL;
|
| 49 |
|
|
#NET "LED_2" LOC = "AA6" | IOSTANDARD = LVTTL;
|
| 50 |
|
|
NET "led_rx" LOC = "AA6" | IOSTANDARD = LVTTL;
|
| 51 |
|
|
#NET "LED_3" LOC = "AA5" | IOSTANDARD = LVTTL;
|
| 52 |
|
|
NET "led_tx" LOC = "AA5" | IOSTANDARD = LVTTL;
|
| 53 |
|
|
|
| 54 |
|
|
|
| 55 |
|
|
NET etx_slew(0) LOC=B3 | IOSTANDARD = LVTTL;
|
| 56 |
|
|
NET etx_slew(1) LOC=A3 | IOSTANDARD = LVTTL;
|
| 57 |
|
|
NET eresetn LOC=G6 | IOSTANDARD = LVTTL;
|
| 58 |
|
|
NET erx_crs LOC=C5 | IOSTANDARD = LVTTL;
|
| 59 |
|
|
NET etxd(3) LOC=C2 | IOSTANDARD = LVTTL;
|
| 60 |
|
|
NET etxd(2) LOC=C1 | IOSTANDARD = LVTTL;
|
| 61 |
|
|
NET etxd(1) LOC=J8 | IOSTANDARD = LVTTL;
|
| 62 |
|
|
NET etxd(0) LOC=J7 | IOSTANDARD = LVTTL;
|
| 63 |
|
|
NET etx_en LOC=C4 | IOSTANDARD = LVTTL;
|
| 64 |
|
|
NET etx_clk LOC=D3 | IOSTANDARD = LVTTL;
|
| 65 |
|
|
NET erx_er LOC=J2 | IOSTANDARD = LVTTL;
|
| 66 |
|
|
NET erx_clk LOC=M8 | IOSTANDARD = LVTTL;
|
| 67 |
|
|
NET erx_dv LOC=M7 | IOSTANDARD = LVTTL;
|
| 68 |
|
|
NET erxd(0) LOC=K6 | IOSTANDARD = LVTTL;
|
| 69 |
|
|
NET erxd(1) LOC=K5 | IOSTANDARD = LVTTL;
|
| 70 |
|
|
NET erxd(2) LOC=J1 | IOSTANDARD = LVTTL;
|
| 71 |
|
|
NET erxd(3) LOC=K1 | IOSTANDARD = LVTTL;
|
| 72 |
|
|
NET emdc LOC=M6 | IOSTANDARD = LVTTL;
|
| 73 |
|
|
NET emdio LOC=M5 | IOSTANDARD = LVTTL;
|
| 74 |
|
|
NET erx_col LOC=D5 | IOSTANDARD = LVTTL;
|
| 75 |
|
|
NET etx_er LOC=H2 | IOSTANDARD = LVTTL;
|
| 76 |
|
|
|
| 77 |
|
|
NET "ddr_dq(*)" IOSTANDARD = SSTL2_II;
|
| 78 |
|
|
#NET "SDRAM_CB(*)" IOSTANDARD = SSTL2_II;
|
| 79 |
|
|
NET "ddr_dqs(*)" IOSTANDARD = SSTL2_II;
|
| 80 |
|
|
NET "ddr_dm(*)" IOSTANDARD = SSTL2_II;
|
| 81 |
|
|
NET "ddr_clk(*)" IOSTANDARD = SSTL2_II;
|
| 82 |
|
|
NET "ddr_clkb(*)" IOSTANDARD = SSTL2_II;
|
| 83 |
|
|
NET "ddr_ad(*)" IOSTANDARD = SSTL2_II;
|
| 84 |
|
|
NET "ddr_ba*" IOSTANDARD = SSTL2_II;
|
| 85 |
|
|
NET "ddr_rasb" IOSTANDARD = SSTL2_II;
|
| 86 |
|
|
NET "ddr_casb" IOSTANDARD = SSTL2_II;
|
| 87 |
|
|
NET "ddr_web" IOSTANDARD = SSTL2_II;
|
| 88 |
|
|
NET "ddr_csb(*)" IOSTANDARD = SSTL2_II;
|
| 89 |
|
|
NET "ddr_cke(*)" IOSTANDARD = SSTL2_II;
|
| 90 |
|
|
|
| 91 |
|
|
|
| 92 |
|
|
NET "ddr_clk_fb_out" LOC = "G23" | IOSTANDARD = SSTL2_II;
|
| 93 |
|
|
NET "ddr_clk_fb" LOC = "C16" | IOSTANDARD = SSTL2_II;
|
| 94 |
|
|
|
| 95 |
|
|
NET "ddr_clk(2)" LOC = "AB23" ;
|
| 96 |
|
|
NET "ddr_clkb(2)" LOC = "AB24" ;
|
| 97 |
|
|
NET "ddr_clk(1)" LOC = "AD29" ;
|
| 98 |
|
|
NET "ddr_clkb(1)" LOC = "AD30" ;
|
| 99 |
|
|
NET "ddr_clk(0)" LOC = "AC27" ;
|
| 100 |
|
|
NET "ddr_clkb(0)" LOC = "AC28" ;
|
| 101 |
|
|
NET "ddr_cke(0)" LOC = "R26" ;
|
| 102 |
|
|
NET "ddr_cke(1)" LOC = "R25" ;
|
| 103 |
|
|
NET "ddr_csb(0)" LOC = "R24" ;
|
| 104 |
|
|
NET "ddr_csb(1)" LOC = "R23" ;
|
| 105 |
|
|
NET "ddr_rasb" LOC = "N29" ;
|
| 106 |
|
|
NET "ddr_casb" LOC = "L27" ;
|
| 107 |
|
|
NET "ddr_web" LOC = "N26" ;
|
| 108 |
|
|
NET "ddr_ba(0)" LOC = "M26" ;
|
| 109 |
|
|
NET "ddr_ba(1)" LOC = "K26" ;
|
| 110 |
|
|
|
| 111 |
|
|
NET "ddr_ad(13)" LOC = "M23" ;
|
| 112 |
|
|
NET "ddr_ad(12)" LOC = "M24" ;
|
| 113 |
|
|
NET "ddr_ad(11)" LOC = "F30" ;
|
| 114 |
|
|
NET "ddr_ad(10)" LOC = "F28" ;
|
| 115 |
|
|
NET "ddr_ad(9)" LOC = "K24" ;
|
| 116 |
|
|
NET "ddr_ad(8)" LOC = "J24" ;
|
| 117 |
|
|
NET "ddr_ad(7)" LOC = "D26" ;
|
| 118 |
|
|
NET "ddr_ad(6)" LOC = "G26" ;
|
| 119 |
|
|
NET "ddr_ad(5)" LOC = "G25" ;
|
| 120 |
|
|
NET "ddr_ad(4)" LOC = "K30" ;
|
| 121 |
|
|
NET "ddr_ad(3)" LOC = "M29" ;
|
| 122 |
|
|
NET "ddr_ad(2)" LOC = "L26" ;
|
| 123 |
|
|
NET "ddr_ad(1)" LOC = "N25" ;
|
| 124 |
|
|
NET "ddr_ad(0)" LOC = "M25" ;
|
| 125 |
|
|
|
| 126 |
|
|
#############################################
|
| 127 |
|
|
# NET REQUIRED FOR XMIL IMPLEMENTATION
|
| 128 |
|
|
#############################################
|
| 129 |
|
|
#NET "RST_DQS_DIV" LOC = "P27" ;
|
| 130 |
|
|
#NET "RST_DQS_DIV" LOC = "P26" ;
|
| 131 |
|
|
|
| 132 |
|
|
NET "ddr_dqs(7)" LOC = "AH26" ;
|
| 133 |
|
|
NET "ddr_dm(7)" LOC = "W25" ;
|
| 134 |
|
|
NET "ddr_dq(63)" LOC = "AH29" ;
|
| 135 |
|
|
NET "ddr_dq(62)" LOC = "AH27" ;
|
| 136 |
|
|
NET "ddr_dq(61)" LOC = "AG28" ;
|
| 137 |
|
|
NET "ddr_dq(60)" LOC = "AD25" ;
|
| 138 |
|
|
NET "ddr_dq(59)" LOC = "AD26" ;
|
| 139 |
|
|
NET "ddr_dq(58)" LOC = "AG29" ;
|
| 140 |
|
|
NET "ddr_dq(57)" LOC = "AG30" ;
|
| 141 |
|
|
NET "ddr_dq(56)" LOC = "AF25" ;
|
| 142 |
|
|
|
| 143 |
|
|
NET "ddr_dqs(6)" LOC = "AC25" ;
|
| 144 |
|
|
NET "ddr_dm(6)" LOC = "W26" ;
|
| 145 |
|
|
NET "ddr_dq(55)" LOC = "AF29" ;
|
| 146 |
|
|
NET "ddr_dq(54)" LOC = "AF30" ;
|
| 147 |
|
|
NET "ddr_dq(53)" LOC = "AD27" ;
|
| 148 |
|
|
NET "ddr_dq(52)" LOC = "AD28" ;
|
| 149 |
|
|
NET "ddr_dq(51)" LOC = "AA23" ;
|
| 150 |
|
|
NET "ddr_dq(50)" LOC = "AA24" ;
|
| 151 |
|
|
NET "ddr_dq(49)" LOC = "AE29" ;
|
| 152 |
|
|
NET "ddr_dq(48)" LOC = "AB25" ;
|
| 153 |
|
|
|
| 154 |
|
|
NET "ddr_dqs(5)" LOC = "AA25" ;
|
| 155 |
|
|
NET "ddr_dm(5)" LOC = "W27" ;
|
| 156 |
|
|
NET "ddr_dq(47)" LOC = "AC29" ;
|
| 157 |
|
|
NET "ddr_dq(46)" LOC = "AB27" ;
|
| 158 |
|
|
NET "ddr_dq(45)" LOC = "AB28" ;
|
| 159 |
|
|
NET "ddr_dq(44)" LOC = "W23" ;
|
| 160 |
|
|
NET "ddr_dq(43)" LOC = "W24" ;
|
| 161 |
|
|
NET "ddr_dq(42)" LOC = "AA27" ;
|
| 162 |
|
|
NET "ddr_dq(41)" LOC = "AA28" ;
|
| 163 |
|
|
NET "ddr_dq(40)" LOC = "Y26" ;
|
| 164 |
|
|
|
| 165 |
|
|
NET "ddr_dqs(4)" LOC = "V23" ;
|
| 166 |
|
|
NET "ddr_dm(4)" LOC = "W28" ;
|
| 167 |
|
|
NET "ddr_dq(39)" LOC = "AA29" ;
|
| 168 |
|
|
NET "ddr_dq(38)" LOC = "Y29" ;
|
| 169 |
|
|
NET "ddr_dq(37)" LOC = "V25" ;
|
| 170 |
|
|
NET "ddr_dq(36)" LOC = "V26" ;
|
| 171 |
|
|
NET "ddr_dq(35)" LOC = "U23" ;
|
| 172 |
|
|
NET "ddr_dq(34)" LOC = "U24" ;
|
| 173 |
|
|
NET "ddr_dq(33)" LOC = "Y30" ;
|
| 174 |
|
|
NET "ddr_dq(32)" LOC = "V27" ;
|
| 175 |
|
|
|
| 176 |
|
|
#NET "ddr_dqs(8)" LOC = "T23" ;
|
| 177 |
|
|
#NET "ddr_dm(8)" LOC = "U22" ;
|
| 178 |
|
|
#NET "SDRAM_CB(7)" LOC = "U28" ;
|
| 179 |
|
|
#NET "SDRAM_CB(6)" LOC = "T27" ;
|
| 180 |
|
|
#NET "SDRAM_CB(5)" LOC = "T28" ;
|
| 181 |
|
|
#NET "SDRAM_CB(4)" LOC = "T25" ;
|
| 182 |
|
|
#NET "SDRAM_CB(3)" LOC = "T26" ;
|
| 183 |
|
|
#NET "SDRAM_CB(2)" LOC = "V30" ;
|
| 184 |
|
|
#NET "SDRAM_CB(1)" LOC = "U30" ;
|
| 185 |
|
|
#NET "SDRAM_CB(0)" LOC = "R28" ;
|
| 186 |
|
|
|
| 187 |
|
|
NET "ddr_dqs(3)" LOC = "P29" ;
|
| 188 |
|
|
NET "ddr_dm(3)" LOC = "T22" ;
|
| 189 |
|
|
NET "ddr_dq(31)" LOC = "N28" ;
|
| 190 |
|
|
NET "ddr_dq(30)" LOC = "N27" ;
|
| 191 |
|
|
NET "ddr_dq(29)" LOC = "P24" ;
|
| 192 |
|
|
NET "ddr_dq(28)" LOC = "P23" ;
|
| 193 |
|
|
NET "ddr_dq(27)" LOC = "P30" ;
|
| 194 |
|
|
NET "ddr_dq(26)" LOC = "M28" ;
|
| 195 |
|
|
NET "ddr_dq(25)" LOC = "M27" ;
|
| 196 |
|
|
NET "ddr_dq(24)" LOC = "R22" ;
|
| 197 |
|
|
|
| 198 |
|
|
NET "ddr_dqs(2)" LOC = "M30" ;
|
| 199 |
|
|
NET "ddr_dm(2)" LOC = "W29" ;
|
| 200 |
|
|
NET "ddr_dq(23)" LOC = "K28" ;
|
| 201 |
|
|
NET "ddr_dq(22)" LOC = "K27" ;
|
| 202 |
|
|
NET "ddr_dq(21)" LOC = "N24" ;
|
| 203 |
|
|
NET "ddr_dq(20)" LOC = "N23" ;
|
| 204 |
|
|
NET "ddr_dq(19)" LOC = "L29" ;
|
| 205 |
|
|
NET "ddr_dq(18)" LOC = "K29" ;
|
| 206 |
|
|
NET "ddr_dq(17)" LOC = "J28" ;
|
| 207 |
|
|
NET "ddr_dq(16)" LOC = "J27" ;
|
| 208 |
|
|
|
| 209 |
|
|
NET "ddr_dqs(1)" LOC = "J29" ;
|
| 210 |
|
|
NET "ddr_dm(1)" LOC = "V29" ;
|
| 211 |
|
|
NET "ddr_dq(15)" LOC = "H28" ;
|
| 212 |
|
|
NET "ddr_dq(14)" LOC = "H27" ;
|
| 213 |
|
|
NET "ddr_dq(13)" LOC = "L24" ;
|
| 214 |
|
|
NET "ddr_dq(12)" LOC = "L23" ;
|
| 215 |
|
|
NET "ddr_dq(11)" LOC = "G30" ;
|
| 216 |
|
|
NET "ddr_dq(10)" LOC = "G28" ;
|
| 217 |
|
|
NET "ddr_dq(9)" LOC = "G27" ;
|
| 218 |
|
|
NET "ddr_dq(8)" LOC = "J26" ;
|
| 219 |
|
|
|
| 220 |
|
|
NET "ddr_dqs(0)" LOC = "E30" ;
|
| 221 |
|
|
NET "ddr_dm(0)" LOC = "U26" ;
|
| 222 |
|
|
NET "ddr_dq(7)" LOC = "E28" ;
|
| 223 |
|
|
NET "ddr_dq(6)" LOC = "E27" ;
|
| 224 |
|
|
NET "ddr_dq(5)" LOC = "H26" ;
|
| 225 |
|
|
NET "ddr_dq(4)" LOC = "H25" ;
|
| 226 |
|
|
NET "ddr_dq(3)" LOC = "D30" ;
|
| 227 |
|
|
NET "ddr_dq(2)" LOC = "D29" ;
|
| 228 |
|
|
NET "ddr_dq(1)" LOC = "D28" ;
|
| 229 |
|
|
NET "ddr_dq(0)" LOC = "C27" ;
|
| 230 |
|
|
|
| 231 |
|
|
#NET "SDRAM_SDA" LOC = "AF23";
|
| 232 |
|
|
#NET "SDRAM_SCL" LOC = "AF22";
|
| 233 |
|
|
|
| 234 |
|
|
#NET "SDRAM_SDA" IOSTANDARD = LVCMOS25;
|
| 235 |
|
|
#NET "SDRAM_SCL" IOSTANDARD = LVCMOS25;
|
| 236 |
|
|
|
| 237 |
|
|
|
| 238 |
|
|
NET "vid_vsync" LOC = "D11";
|
| 239 |
|
|
NET "vid_hsync" LOC = "B8";
|
| 240 |
|
|
NET "vid_blankn" LOC = "A8";
|
| 241 |
|
|
NET "vid_syncn" LOC = "G12";
|
| 242 |
|
|
NET "vid_clock" LOC = "H12";
|
| 243 |
|
|
|
| 244 |
|
|
NET "vid_r(7)" LOC = "H10";
|
| 245 |
|
|
NET "vid_r(6)" LOC = "C7";
|
| 246 |
|
|
NET "vid_r(5)" LOC = "D7";
|
| 247 |
|
|
NET "vid_r(4)" LOC = "F10";
|
| 248 |
|
|
NET "vid_r(3)" LOC = "F9";
|
| 249 |
|
|
NET "vid_r(2)" LOC = "G9";
|
| 250 |
|
|
NET "vid_r(1)" LOC = "H9";
|
| 251 |
|
|
NET "vid_r(0)" LOC = "G8";
|
| 252 |
|
|
|
| 253 |
|
|
NET "vid_g(7)" LOC = "E11";
|
| 254 |
|
|
NET "vid_g(6)" LOC = "G11";
|
| 255 |
|
|
NET "vid_g(5)" LOC = "H11";
|
| 256 |
|
|
NET "vid_g(4)" LOC = "C8";
|
| 257 |
|
|
NET "vid_g(3)" LOC = "D8";
|
| 258 |
|
|
NET "vid_g(2)" LOC = "D10";
|
| 259 |
|
|
NET "vid_g(1)" LOC = "E10";
|
| 260 |
|
|
NET "vid_g(0)" LOC = "G10";
|
| 261 |
|
|
|
| 262 |
|
|
NET "vid_b(7)" LOC = "E14";
|
| 263 |
|
|
NET "vid_b(6)" LOC = "D14";
|
| 264 |
|
|
NET "vid_b(5)" LOC = "D13";
|
| 265 |
|
|
NET "vid_b(4)" LOC = "C13";
|
| 266 |
|
|
NET "vid_b(3)" LOC = "J15";
|
| 267 |
|
|
NET "vid_b(2)" LOC = "H15";
|
| 268 |
|
|
NET "vid_b(1)" LOC = "E15";
|
| 269 |
|
|
NET "vid_b(0)" LOC = "D15";
|
| 270 |
|
|
|
