OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [boards/] [ge-hpe-mini/] [default.sdc] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#
2
# Clocks
3
#
4
define_clock -name   {clk}  -freq 60.000 -clockgroup default_clkgroup
5
define_clock -name   {etx_clk}  -freq 40.000 -clockgroup etx_clkgroup
6
define_clock -name   {erx_clk}  -freq 40.000 -clockgroup erx_clkgroup
7
 
8
#
9
# Clock to Clock
10
#
11
 
12
#
13
# Inputs/Outputs
14
#
15
define_output_delay -disable     -default  14.00 -improve 0.00 -route 0.00 -ref {clk:r}
16
define_input_delay -disable      -default  14.00 -improve 0.00 -route 0.00 -ref {clk:r}
17
#
18
# Registers
19
#
20
 
21
#
22
# Multicycle Path
23
#
24
 
25
#
26
# False Path
27
#
28
 
29
#
30
# Delay Path
31
#
32
 
33
#
34
# Attributes
35
#
36
define_global_attribute          syn_useioff {1}
37
 
38
#
39
# Compile Points
40
#
41
 
42
#
43
# Other Constraints
44
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.