OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [boards/] [nuhorizons-sp3-1500/] [leon3mp.sdc] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#
2
# Clocks
3
#
4
define_clock  -name {pll_clk}  -freq 60.000 -clockgroup default_clkgroup
5
 
6
#
7
# Inputs/Outputs
8
#
9
define_output_delay -disable -default  14.00 -improve 0.00 -route 0.00 -ref pll_clk:r
10
define_input_delay  -disable -default  10.00 -improve 0.00 -route 0.00 -ref pll_clk:r
11
 
12
#
13
# Registers
14
#
15
 
16
#
17
# Multicycle Path
18
#
19
 
20
#
21
# False Path
22
#
23
 
24
#
25
# Attributes
26
#
27
define_global_attribute          syn_useioff {1}
28
 
29
#
30
# Other Constraints
31
#
32
 
33
#
34
#  Order of waveforms
35
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.