OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-actel-proasic3/] [index.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
2 
<html><head>
3 
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=iso-8859-1"><title>LEON3MP Reference Design</title>
4 
 
5 
  <meta name="GENERATOR" content="OpenOffice.org 1.1.0  (Linux)">
6 
  <meta name="CREATED" content="20040423;18351200">
7 
  <meta name="CHANGED" content="20040426;16351800"></head>
8 
<body dir="ltr" lang="en-US">
9 
<table cellpadding="2" cellspacing="2" width="750">
10 
  <tbody>
11 
    <tr>
12 
      <td valign="top">
13 
      <h3><span style="font-family: helvetica,arial,sans-serif;">LEON3MP - a
14 
reference LEON3 for the GR-PCI-XC2V3000 board</span></h3>
15 
      <h4 style="font-family: helvetica,arial,sans-serif;">
16 
      </h4>
17 
 
18 
      <h4 style="font-family: helvetica,arial,sans-serif;">Introduction</h4>
19 
 
20 
 
21 
      <small><span style="font-family: helvetica,arial,sans-serif;">The
22 
LEON3MP provides a reference
23 
design for LEON3-based systems. This version is tailored for the <a href="http://www.pender.ch/products.shtml">GR-PCI-XC2V3000</a> board from Pender Electronic Design, and
24 
consists of the following IP cores:<br>
25 
<br>
26 
</span></small>
27 
      <table cellpadding="2" cellspacing="2" width="700">
28 
 
29 
  <tbody>
30 
    <tr>
31 
      <td valign="top">
32 
      <ul><li><small><span style="font-family: helvetica,arial,sans-serif;">1 -
33 
4 LEON3 processor
34 
cores with MP support</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Multi-processor
35 
debug support unit (DSU) for LEON3<br>
36 
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit PROM/SRAM
37 
controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">8-/16-/32-/64-bit
38 
PROM/SRAM/SDRAM controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit
39 
PCI interface, initiator/target with
40 
FIFO and DMA</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Round-robin
41 
AHB arbiter and controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">AHB/APB bridge with
42 
plug&amp;play support<br>
43 
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Multi-processor
44 
interrupt controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit modular timer
45 
unit</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">1 -
46 
2 UARTs with FIFO<br>
47 
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">10/100 ethernet MAC</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">CAN interface<br>
48 
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Serial debug
49 
communication link</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Etherner debug
50 
communication link</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">JTAG debug link</span></small></li></ul>
51 
      </td>
52 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"><img alt="" src="../../boards/gr-pci-xc2v/gr-pci-large.jpg" align="right" height="175" width="300"></span></small></td>
53 
    </tr>
54 
  </tbody>
55 
      </table>
56 
 
57 
      <small><span style="font-family: helvetica,arial,sans-serif;"><br>
58 
</span></small>
59 
 
60 
      <small><span style="font-family: helvetica,arial,sans-serif;">
61 
<br>
62 
The&nbsp; LEON3 MP design is provided together with GRLIB, and is
63 
located in grlib/designs/leon3-gr-pci-xc2v3000.<br>
64 
</span></small>
65 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">LEON3MP
66 
Block diagram</span></small></h4>
67 
 
68 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
69 
 
70 
      <small><span style="font-family: helvetica,arial,sans-serif;"><img alt="" src="../../doc/grip/leon3mp.gif" height="393" width="615"><br>
71 
</span></small>
72 
      <h4><span style="font-family: helvetica,arial,sans-serif;">Reference
73 
architecture</span></h4>
74 
 
75 
      <small><span style="font-family: helvetica,arial,sans-serif;">The
76 
LEON3MP is made up by cores from the GRLIB IP library, which are
77 
connected together via the AMBA AHB and APB buses. The plug&amp;play
78 
configuration method of GRLIB makes it possible to assign any
79 
combination of addresses and interrupts to the cores. However, to be
80 
software compatible with simple operating systems such as the LEON
81 
Bare-C cross-compiler, some of the vital cores must be assigned to
82 
predefined addresses and interrupts. The table below shows the
83 
reference assigment in the LEON3MP design:<br>
84 
<br>
85 
</span></small>
86 
      <table style="width: 100%; text-align: left;" border="1" cellpadding="2" cellspacing="2">
87 
 
88 
  <tbody>
89 
    <tr>
90 
      <th style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Core</span></small></th>
91 
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory area<br>
92 
      </span></small></th>
93 
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt</span></small></th>
94 
    </tr>
95 
    <tr>
96 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory controller<br>
97 
      </span></small></td>
98 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x00000000 -
99 
0x20000000 : PROM<br>
100 
0x20000000 - 0x40000000 : external I/O bus<br>
101 
0x40000000 - 0x80000000 : SRAM/SDRAM<br>
102 
0x80000000 - 0x80000100 : Memory controller registers (APB)<br>
103 
      </span></small></td>
104 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
105 
    </tr>
106 
    <tr>
107 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">APB bridge<br>
108 
      </span></small></td>
109 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000000 -
110 
0x80100000 : APB bus<br>
111 
      </span></small></td>
112 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
113 
    </tr>
114 
    <tr>
115 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">UART</span></small></td>
116 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000100 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000200 : UART
117 
registers</span></small></td>
118 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">2</span></small><br>
119 
      </td>
120 
    </tr>
121 
    <tr>
122 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt controller</span></small><br>
123 
      </td>
124 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000200 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000300 : IRQ
125 
registers<br>
126 
      </span></small></td>
127 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
128 
    </tr>
129 
    <tr>
130 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Timer unit<br>
131 
      </span></small></td>
132 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000300</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0x80000400 : timer
133 
registers<br>
134 
      </span></small></td>
135 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">8, 9<br>
136 
      </span></small></td>
137 
    </tr>
138 
    <tr>
139 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">LEON3 debug support
140 
unit (DSU)<br>
141 
      </span></small></td>
142 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x90000000 -
143 
0xA0000000 : DSU registers<br>
144 
      </span></small></td>
145 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
146 
    </tr>
147 
  </tbody>
148 
      </table>
149 
 
150 
      <small><span style="font-family: helvetica,arial,sans-serif;"><br>
151 
Additional (optional) IP cores are assigned addresses and interrupts as
152 
desribed in the table below. These assignments are LEON3MP specific and
153 
can be changed without impact on software compatibility.<br>
154 
<br>
155 
</span></small>
156 
      <table style="width: 100%; text-align: left;" border="1" cellpadding="2" cellspacing="2">
157 
 
158 
  <tbody>
159 
    <tr>
160 
      <th style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Core</span></small></th>
161 
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory area<br>
162 
      </span></small></th>
163 
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt</span></small></th>
164 
    </tr>
165 
    <tr>
166 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">PCI initiator/target interface<br>
167 
      </span></small></td>
168 
      <td style="vertical-align: top;"><small><span style="font-family: courier new,courier,monospace;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xE0000000 -
169 
0xF0000000 : PCI initiator access <br>
170 
0xFFF80000 - 0xFFFA0000 : PCI special cycles<br>
171 
0x80000400 - 0x80000500 : PCI registers<br>
172 
0x80000600 - 0x80000700 : PCI DMA registers<br>
173 
      </span></small></td>
174 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
175 
    </tr>
176 
    <tr>
177 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">PCI arbiter</span></small></td>
178 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000A00 -
179 
0x80000B00 : PCI arbiter registers</span></small></td>
180 
      <td valign="top"><br>
181 
      </td>
182 
    </tr>
183 
    <tr>
184 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">PCI trace buffer<br>
185 
      </span></small></td>
186 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80010000 -
187 
0x80020000 : PCI trace buffer registers<br>
188 
      </span></small></td>
189 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
190 
    </tr>
191 
    <tr>
192 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Serial debug
193 
communication link<br>
194 
      </span></small></td>
195 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000700 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000800 : AHB UART
196 
registers</span></small></td>
197 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small> </td>
198 
    </tr>
199 
    <tr>
200 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Ethernet debug
201 
communication link</span></small><br>
202 
      </td>
203 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
204 
      </span></small></td>
205 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small> </td>
206 
    </tr>
207 
    <tr>
208 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">JTAG debug
209 
communication link</span></small></td>
210 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
211 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
212 
    </tr>
213 
<tr>
214 
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">10/100 Mbit ethernet MAC<br>
215 
      </span></small></td>
216 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xFFFB0000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xFFFB1000 :
217 
ethernet
218 
control registers<br>
219 
      </span></small></td>
220 
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">12</span></small></td>
221 
    </tr>
222 
    <tr>
223 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">CAN interface</span></small></td>
224 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xFFFC0000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xFFFC1000 : CAN
225 
control registers</span></small></td>
226 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">13</span></small></td>
227 
    </tr>
228 
    <tr>
229 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">On-chip RAM<br>
230 
 
231 
      </span></small></td>
232 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xA0000000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xA0100000 : On-chip
233 
RAM<br>
234 
      </span></small></td>
235 
      <td valign="top"><br>
236 
      </td>
237 
    </tr>
238 
    <tr>
239 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">UART</span></small></td>
240 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000900 -
241 
0x80000A00 : Secondary UART<br>
242 
      </span></small></td>
243 
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">3</span></small></td>
244 
    </tr>
245 
  </tbody>
246 
      </table>
247 
 
248 
      <br>
249 
 
250 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">
251 
</span></small></h4>
252 
 
253 
      <h4><span style="font-family: helvetica,arial,sans-serif;">Configuration</span></h4>
254 
 
255 
      <div style="text-align: left;"><small><span style="font-family: helvetica,arial,sans-serif;">The configuartion of
256 
the LEON3MP design is defined through the config package located <a href="config.vhd">config.vhd</a>.
257 
This file can be automatically generated using a GUI based on tkconfig.
258 
To launch the GUI, do 'make xconfig'. After the configuration is
259 
completed, save and
260 
exit the tool and config.vhd will be created automatically.
261 
<br>
262 
<br>
263 
<br>
264 
<img alt="" src="../share/gui.gif" height="148" width="561"><br>
265 
<br>
266 
<i>Figure 1. LEON3MP configuration GUI</i><br style="font-family: helvetica,arial,sans-serif;">
267 
</span></small><small>
268 
</small></div>
269 
 
270 
      <h4><span style="font-family: helvetica,arial,sans-serif;">Simulation</span></h4>
271 
 
272 
      <small><span style="font-family: helvetica,arial,sans-serif;">To
273 
simulate the testbench, first compile the model for simulation. This
274 
can be done automatically for three different simulators. Execute one
275 
of the following commands:</span><br style="font-family: helvetica,arial,sans-serif;">
276 
      </small>
277 
      <ul style="font-family: helvetica,arial,sans-serif;">
278 
<li><small>make vsim</small></li><li><small>make ncsim</small></li><li><small>make ghdl</small></li>
279 
      </ul>
280 
 
281 
      <small><span style="font-family: helvetica,arial,sans-serif;">For vsim,
282 
start the simulation with 'vsim testbench' and do 'run 100'. This
283 
should print the current LEON3MP configuration:</span><br style="font-family: helvetica,arial,sans-serif;">
284 
      </small><br>
285 
 
286 
      <small><span style="font-family: courier new,courier,monospace;">$ vsim
287 
-c -quiet testbench</span><br style="font-family: courier new,courier,monospace;">
288 
<span style="font-family: courier new,courier,monospace;">Reading
289 
/usr/local/model58/tcl/vsim/pref.tcl</span><br style="font-family: courier new,courier,monospace;">
290 
<span style="font-family: courier new,courier,monospace;">Reading
291 
/home/jiri/modelsim.tcl</span><br style="font-family: courier new,courier,monospace;">
292 
      </small><small><span style="font-family: courier new,courier,monospace;"></span></small><br style="font-family: courier new,courier,monospace;">
293 
 
294 
      <small><span style="font-family: courier new,courier,monospace;"># 5.8</span><br style="font-family: courier new,courier,monospace;">
295 
      </small><small><span style="font-family: courier new,courier,monospace;"></span><big><tt>#
296 
VSIM 1&gt; run<br>
297 
# LEON3 Demonstration design<br>
298 
# GRLIB Version 0.13<br>
299 
# Target technology: virtex2 ,&nbsp; memory library: virtex2<br>
300 
# ahbctrl: mst0: Gaisler
301 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Leon3 SPARC V8
302 
Processor<br>
303 
# ahbctrl: mst1: Gaisler
304 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB Debug UART<br>
305 
# ahbctrl: mst2: Gaisler
306 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
307 
Bridge<br>
308 
# ahbctrl: mst3: Gaisler
309 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AMBA DMA controller<br>
310 
# ahbctrl: mst5: Gaisler
311 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC ethernet AHB
312 
interface<br>
313 
# ahbctrl: slv0: Gaisler
314 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Simple SRAM
315 
Controller<br>
316 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x00000000,
317 
size 16 Mbyte, cacheable, prefetch<br>
318 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x40000000,
319 
size 16 Mbyte, cacheable, prefetch<br>
320 
# ahbctrl: slv1: Gaisler
321 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB/APB Bridge<br>
322 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x80000000,
323 
size 1 Mbyte<br>
324 
# ahbctrl: slv2: Gaisler
325 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Leon3 Debug Support
326 
Unit<br>
327 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x90000000,
328 
size 256 Mbyte<br>
329 
# ahbctrl: slv4: Gaisler
330 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
331 
Bridge<br>
332 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0xe0000000,
333 
size 256 Mbyte<br>
334 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfff80000,
335 
size 128kbyte<br>
336 
# ahbctrl: slv5: Gaisler
337 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC ethernet AHB
338 
interface<br>
339 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfffb0000,
340 
size 4kbyte<br>
341 
# ahbctrl: slv6: Gaisler
342 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC CAN AHB interface<br>
343 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfffc0000,
344 
size 4kbyte<br>
345 
# ahbctrl: slv7: Gaisler
346 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Generic AHB SRAM
347 
module<br>
348 
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0xa0000000,
349 
size 1 Mbyte, cacheable, prefetch<br>
350 
# ahbctrl: AHB arbiter/multiplexer rev 1<br>
351 
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte<br>
352 
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte<br>
353 
# apbctrl: APB Bridge at 0x80000000 rev 1<br>
354 
# apbctrl: slv1: Gaisler
355 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Generic UART<br>
356 
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000100,
357 
size 256 byte<br>
358 
# apbctrl: slv2: Gaisler
359 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Multi-processor
360 
Interrupt Ctrl.<br>
361 
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000200,
362 
size 256 byte<br>
363 
# apbctrl: slv3: Gaisler
364 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Modular Timer Unit<br>
365 
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000300,
366 
size 256 byte<br>
367 
# apbctrl: slv4: Gaisler
368 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
369 
Bridge<br>
370 
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000400,
371 
size 256 byte<br>
372 
# apbctrl: slv5: Gaisler
373 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AMBA DMA controller<br>
374 
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000500,
375 
size 256 byte<br>
376 
# apbctrl: slv7: Gaisler
377 
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB Debug UART<br>
378 
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000700,
379 
size 256 byte<br>
380 
# ahbram7: AHB SRAM Module rev 1, 2 kbytes<br>
381 
# can_oc6: Opencores CAN MAC, rev 0, irq 13<br>
382 
# eth_oc5: Wishbone/AHB interface for OC ethernet MAC, irq 12<br>
383 
# eth_oc5: Opencores 10/100 Mbit ethernet MAC, rev 0<br>
384 
# pci_mtf4: 32-bit PCI/AHB bridge&nbsp; rev 0, 2 Mbyte PCI memory BAR,
385 
8-word FIFOs<br>
386 
# dmactrl5: 32-bit DMA controller &amp; AHB/AHB bridge&nbsp; rev 0<br>
387 
# gptimer3: GR Timer Unit rev 0, 16-bit scaler, 1 32-bit timers, irq 8<br>
388 
# irqmp: Multi-processor Interrupt Controller rev 1, #cpu 1<br>
389 
# apbuart1: Generic UART rev 1, irq 2<br>
390 
# srctrl0: 32-bit PROM/SRAM controller rev 0<br>
391 
# ahbuart7: AHB Debug UART rev 0<br>
392 
# dsu3_2: LEON3 Debug support unit<br>
393 
# leon3_0: LEON3 SPARC V8 processor rev 0<br>
394 
# leon3_0: icache 1*4 kbyte, dcache 1*4 kbyte</tt></big><br style="font-family: courier new,courier,monospace;">
395 
<span style="font-family: courier new,courier,monospace;"></span><span style="font-family: courier new,courier,monospace;"></span><br style="font-family: courier new,courier,monospace;">
396 
<span style="font-family: courier new,courier,monospace;">VSIM 2&gt;
397 
run -all<br># **** GRLIB system test starting ****<br>
398 
# Leon3 SPARC V8 Processor<br>
399 
#&nbsp;&nbsp; register file<br>
400 
#&nbsp;&nbsp; multiplier<br>
401 
#&nbsp;&nbsp; radix-2 divider<br>
402 
#&nbsp;&nbsp; cache system<br>
403 
# Multi-processor Interrupt Ctrl.<br>
404 
# Generic UART<br>
405 
# Modular Timer Unit<br>
406 
# Test passed, halting with IU error mode<br>
407 
#<br>
408 
# ** Failure: *** IU in error mode, simulation halted ***<br>
409 
#&nbsp;&nbsp;&nbsp; Time: 669213500 ps&nbsp; Iteration: 1&nbsp; Process: /testbench/iuerr File: testbench.vhd<br>
410 
# Break at testbench.vhd line 263<br>
411 
# Stopped at testbench.vhd line 263<br>
412 
#<br></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
413 
</span></small>
414 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">Synthesis<br>
415 
</span></small></h4>
416 
 
417 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
418 
 
419 
      <small><span style="font-family: helvetica,arial,sans-serif;">To
420 
synthesize and place&amp;route, use the make utility and issue either 'make ise' or 'make ise-synp' to<br>
421 
use the XST or Synplify tools respectively.<br>
422 
<br>
423 
</span></small><small><span style="font-family: helvetica,arial,sans-serif;">Alternatively, the design can be implemented using
424 
the graphical XGrlib tool, which is started with 'make xgrlib'.</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
425 
<br>
426 
<img alt="" src="../../doc/grlib/xgrlib.gif" height="537" width="619"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">&nbsp;</span></small><br>
427 
 
428 
      <div style="text-align: justify;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></div>
429 
 
430 
      <small><span style="font-family: helvetica,arial,sans-serif;">
431 
<br>
432 
</span></small><small><span style="font-family: helvetica,arial,sans-serif;"><i>Figure 2. XGrlib
433 
implementation tool</i></span></small><br>
434 
 
435 
      <small><span style="font-family: helvetica,arial,sans-serif;"><br>
436 
</span></small><small><span style="font-family: helvetica,arial,sans-serif;">To program the fpga, issue 'make ise-prog-fpga'. To re-program the configuration proms, do 'make ise-prog-prom'.<br>
437 
After programming the proms, power-cycle the board to re-load the fpga.<br>
438 
      <br>
439 
</span></small><small><span style="font-family: helvetica,arial,sans-serif;">To get
440 
started quicker, suitable leon3mp.bit and leon3mp.msk files are provided in the <i>bitfiles</i>
441 
directory. The fpga or
442 
configuration proms can be programmed directly with this configuration,
443 
using the following commands: 'make ise-prog-fpga-ref' or <br>
444 
'make
445 
ise-prog-prom-ref '.</span></small><br>
446 
 
447 
 
448 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">Software
449 
development</span></small></h4>
450 
 
451 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
452 
 
453 
      <ul>
454 
<li><small><span style="font-family: helvetica,arial,sans-serif;"><b><a href="http://www.rtems.org/">RTEMS</a>:</b> to
455 
develop RTEMS applications, download and install the <a href="http://www.gaisler.com/products/rcc.html">LEON3 RTEMS
456 
Cross-compiler</a> from gaisler.com. The LEON3 bsp automatically
457 
detects
458 
the location of UARTs, timers, interrupt controller and ethernet core
459 
using the plug&amp;play information. Full sources of kernel, libraries and tools available.</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;"><b>Bare-C</b>: a <a href="http://www.gaisler.com/doc/bcc.html">LEON3 bare-C compiler</a>
460 
is available for download from gaisler.com. Come with full source code for both the
461 
low-level I/O routines as well as the mkprom prom builder.</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;"><a href="http://sourceware.org/ecos/"><b>eCos</b></a>: a Leon3 port supporting FPU, SMP and single-vector trapping is available for ecos-current. Use Bare-C compiler to build.<br>
462 
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;"><b>Linux</b>: a Leon3 port of uClinux and linux-2.6.11 is available in the <a href="http://www.gaisler.com/products/linux.html">snapgear
463 
linux distribution</a>.</span></small></li>
464 
      </ul>
465 
 
466 
      <small><span style="font-family: helvetica,arial,sans-serif;"></span></small>
467 
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">Debugging<br>
468 
</span></small></h4>
469 
 
470 
 
471 
      <small><span style="font-family: helvetica,arial,sans-serif;">The
472 
on-chip debug support unit (DSU) makes debugging of target hardware
473 
relatively easy. </span></small><small><span style="font-family: helvetica,arial,sans-serif;">The
474 
design support both serial, ethernet and JTAG debug interface, and the </span></small><small><span style="font-family: helvetica,arial,sans-serif;"> <a href="http://www.gaisler.com/products/grmon/grmon.html">GRMON debug
475 
monitor</a></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> can be attached with a serial cable, over a LAN, or using the Xilinx JTAG programming cable. </span></small><small><span style="font-family: helvetica,arial,sans-serif;"> Note that when you use the ethernet or the JTAG
476 
interface, you need specify the frequency of the AHB clock since it is
477 
not auto-detected. </span></small><small><span style="font-family: helvetica,arial,sans-serif;">Below
478 
is a log from a debug session.<br>
479 
<br>
480 
</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">
481 
<br style="font-family: courier new,courier,monospace;">
482 
<span style="font-family: courier new,courier,monospace;">$ grmon -u -grlib -jtag -freq 40</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;"></span><br style="font-family: courier new,courier,monospace;">
483 
<br style="font-family: courier new,courier,monospace;">
484 
<span style="font-family: courier new,courier,monospace;">&nbsp;GRMON -
485 
The LEON multi purpose monitor v1.0.6</span><br style="font-family: courier new,courier,monospace;">
486 
<br style="font-family: courier new,courier,monospace;">
487 
<span style="font-family: courier new,courier,monospace;">&nbsp;Copyright
488 
(C) 2004, Gaisler Research - all rights reserved.</span><br style="font-family: courier new,courier,monospace;">
489 
<span style="font-family: courier new,courier,monospace;">&nbsp;For
490 
latest updates, go to http://www.gaisler.com/</span><br style="font-family: courier new,courier,monospace;">
491 
<span style="font-family: courier new,courier,monospace;">&nbsp;Comments
492 
or bug-reports to grmon@gaisler.com</span><br style="font-family: courier new,courier,monospace;">
493 
<br style="font-family: courier new,courier,monospace;">
494 
<br style="font-family: courier new,courier,monospace;">
495 
<span style="font-family: courier new,courier,monospace;">&nbsp;GRLIB
496 
DSU Monitor backend 1.0.1&nbsp; (professional version)<br>
497 
<br style="font-family: courier new,courier,monospace;">
498 
</span>
499 
<span style="font-family: courier new,courier,monospace;"></span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;">using JTAG cable on parallel port</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;"></span><br style="font-family: courier new,courier,monospace;">
500 
<br style="font-family: courier new,courier,monospace;">
501 
<span style="font-family: courier new,courier,monospace;">&nbsp;initialising
502 
...........</span><br style="font-family: courier new,courier,monospace;">
503 
<br style="font-family: courier new,courier,monospace;">
504 
<span style="font-family: courier new,courier,monospace;">&nbsp;Component&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
505 
Vendor</span><br style="font-family: courier new,courier,monospace;">
506 
<span style="font-family: courier new,courier,monospace;">&nbsp;Leon3
507 
SPARC V8
508 
Processor&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
509 
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
510 
<span style="font-family: courier new,courier,monospace;">&nbsp;AHB
511 
Debug
512 
UART&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
513 
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
514 
<span style="font-family: courier new,courier,monospace;">&nbsp;Simple
515 
32-bit PCI
516 
Target&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
517 
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
518 
<span style="font-family: courier new,courier,monospace;">&nbsp;10/100
519 
Mbit Ethernet
520 
MAC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
521 
Opencores</span><br style="font-family: courier new,courier,monospace;">
522 
<span style="font-family: courier new,courier,monospace;">&nbsp;LEON2
523 
Memory
524 
Controller&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
525 
European Space Agency</span><br style="font-family: courier new,courier,monospace;">
526 
<span style="font-family: courier new,courier,monospace;">&nbsp;AHB/APB
527 
Bridge&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
528 
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
529 
<span style="font-family: courier new,courier,monospace;">&nbsp;Leon3
530 
Debug Support
531 
Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
532 
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
533 
<span style="font-family: courier new,courier,monospace;">&nbsp;10/100
534 
Mbit Ethernet
535 
MAC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
536 
Opencores</span><br style="font-family: courier new,courier,monospace;">
537 
<span style="font-family: courier new,courier,monospace;">&nbsp;Generic
538 
APB
539 
UART&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
540 
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
541 
<span style="font-family: courier new,courier,monospace;">&nbsp;Multi-processor
542 
Interrupt Ctrl&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
543 
<span style="font-family: courier new,courier,monospace;">&nbsp;Modular
544 
Timer
545 
Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
546 
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
547 
<br style="font-family: courier new,courier,monospace;">
548 
<span style="font-family: courier new,courier,monospace;">&nbsp;Use
549 
command 'info sys' to print a detailed report of attached cores</span><br style="font-family: courier new,courier,monospace;">
550 
<br style="font-family: courier new,courier,monospace;">
551 
<span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;
552 
info sys</span><br style="font-family: courier new,courier,monospace;">
553 
<span style="font-family: courier new,courier,monospace;">00.01:003&nbsp;&nbsp;
554 
Gaisler Research&nbsp; Leon3 SPARC V8 Processor (ver 0)</span><br style="font-family: courier new,courier,monospace;">
555 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
556 
ahb master 0</span><br style="font-family: courier new,courier,monospace;">
557 
<span style="font-family: courier new,courier,monospace;">01.01:007&nbsp;&nbsp;
558 
Gaisler Research&nbsp; AHB Debug UART (ver 0)</span><br style="font-family: courier new,courier,monospace;">
559 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
560 
ahb master 1</span><br style="font-family: courier new,courier,monospace;">
561 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
562 
apb: 80000700 - 80000800</span><br style="font-family: courier new,courier,monospace;">
563 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
564 
baud rate 115200, ahb frequency 25.00</span><br style="font-family: courier new,courier,monospace;">
565 
<span style="font-family: courier new,courier,monospace;">02.01:012&nbsp;&nbsp;
566 
Gaisler Research&nbsp; Simple 32-bit PCI Target (ver 0)</span><br style="font-family: courier new,courier,monospace;">
567 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
568 
ahb master 2</span><br style="font-family: courier new,courier,monospace;">
569 
<span style="font-family: courier new,courier,monospace;">03.08:005&nbsp;&nbsp;
570 
Opencores&nbsp; 10/100 Mbit Ethernet MAC (ver 0)</span><br style="font-family: courier new,courier,monospace;">
571 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
572 
ahb master 3</span><br style="font-family: courier new,courier,monospace;">
573 
<span style="font-family: courier new,courier,monospace;">00.04:00f&nbsp;&nbsp;
574 
European Space Agency&nbsp; LEON2 Memory Controller (ver 0)</span><br style="font-family: courier new,courier,monospace;">
575 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
576 
ahb: 00000000 - 20000000</span><br style="font-family: courier new,courier,monospace;">
577 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
578 
ahb: 20000000 - 40000000</span><br style="font-family: courier new,courier,monospace;">
579 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
580 
ahb: 40000000 - 80000000</span><br style="font-family: courier new,courier,monospace;">
581 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
582 
apb: 80000000 - 80000100</span><br style="font-family: courier new,courier,monospace;">
583 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
584 
32-bit sdram: 1 * 32 Mbyte @ 0x40000000, col 9, cas 2, ref 15.5 us</span><br style="font-family: courier new,courier,monospace;">
585 
<span style="font-family: courier new,courier,monospace;">01.01:006&nbsp;&nbsp;
586 
Gaisler Research&nbsp; AHB/APB Bridge (ver 0)</span><br style="font-family: courier new,courier,monospace;">
587 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
588 
ahb: 80000000 - 80100000</span><br style="font-family: courier new,courier,monospace;">
589 
<span style="font-family: courier new,courier,monospace;">02.01:004&nbsp;&nbsp;
590 
Gaisler Research&nbsp; Leon3 Debug Support Unit (ver 0)</span><br style="font-family: courier new,courier,monospace;">
591 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
592 
ahb: 90000000 - a0000000</span><br style="font-family: courier new,courier,monospace;">
593 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
594 
AHB trace 64 lines</span><br style="font-family: courier new,courier,monospace;">
595 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
596 
CPU#0 win 8, hw breakpoints 2, itrace 64 lines</span><br style="font-family: courier new,courier,monospace;">
597 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
598 
icache 1 * 4 kbyte, 32 byte/line</span><br style="font-family: courier new,courier,monospace;">
599 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
600 
dcache 1 * 4 kbyte, 32 byte/line</span><br style="font-family: courier new,courier,monospace;">
601 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
602 
stack pointer 0x41fffff0</span><br style="font-family: courier new,courier,monospace;">
603 
<span style="font-family: courier new,courier,monospace;">05.08:005&nbsp;&nbsp;
604 
Opencores&nbsp; 10/100 Mbit Ethernet MAC (ver 0)</span><br style="font-family: courier new,courier,monospace;">
605 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
606 
irq 12</span><br style="font-family: courier new,courier,monospace;">
607 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
608 
ahb: fffb0000 - fffb1000</span><br style="font-family: courier new,courier,monospace;">
609 
<span style="font-family: courier new,courier,monospace;">01.01:00c&nbsp;&nbsp;
610 
Gaisler Research&nbsp; Generic APB UART (ver 1)</span><br style="font-family: courier new,courier,monospace;">
611 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
612 
irq 2</span><br style="font-family: courier new,courier,monospace;">
613 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
614 
apb: 80000100 - 80000200</span><br style="font-family: courier new,courier,monospace;">
615 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
616 
baud rate 38400, DSU mode</span><br style="font-family: courier new,courier,monospace;">
617 
<span style="font-family: courier new,courier,monospace;">02.01:00d&nbsp;&nbsp;
618 
Gaisler Research&nbsp; Multi-processor Interrupt Ctrl (ver 1)</span><br style="font-family: courier new,courier,monospace;">
619 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
620 
apb: 80000200 - 80000300</span><br style="font-family: courier new,courier,monospace;">
621 
<span style="font-family: courier new,courier,monospace;">03.01:011&nbsp;&nbsp;
622 
Gaisler Research&nbsp; Modular Timer Unit (ver 0)</span><br style="font-family: courier new,courier,monospace;">
623 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
624 
irq 8</span><br style="font-family: courier new,courier,monospace;">
625 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
626 
apb: 80000300 - 80000400</span><br style="font-family: courier new,courier,monospace;">
627 
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
628 
16-bit scaler, 2 * 32-bit timers, divisor 25</span><br style="font-family: courier new,courier,monospace;">
629 
<span style="font-family: courier new,courier,monospace;"><br>
630 
</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;</span><span style="font-family: courier new,courier,monospace;"> </span><span style="font-family: courier new,courier,monospace;">lo ~/sparc-elf/src/examples/stanford<br>
631 
section: .text at 0x40000000, size 61200 bytes<br>
632 
section: .data at 0x4000ef10, size 2080 bytes<br>
633 
total size: 63280 bytes (343.6 kbit/s)<br>
634 
read 197 symbols<br>
635 
entry point: 0x40000000<br>
636 
grmon[grlib]&gt; run<br>
637 
Starting<br>&nbsp;&nbsp;&nbsp;
638 
Perm&nbsp; Towers&nbsp; Queens&nbsp;&nbsp;
639 
Intmm&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Mm&nbsp; Puzzle&nbsp;&nbsp;
640 
Quick&nbsp; Bubble&nbsp;&nbsp;&nbsp; Tree&nbsp;&nbsp;&nbsp;&nbsp; FFT<br>
641 
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 34&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
642 
66&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 34&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
643 
34&nbsp;&nbsp;&nbsp;&nbsp; 900&nbsp;&nbsp;&nbsp;&nbsp;
644 
316&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 33&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
645 
50&nbsp;&nbsp;&nbsp;&nbsp; 217&nbsp;&nbsp;&nbsp; 1100<br>
646 
<br>
647 
Nonfloating point composite is&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 117<br>
648 
<br>
649 
Floating point composite is&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 869<br>
650 
<br>
651 
Program exited normally.<br>
652 
grmon[grlib]&gt;</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
653 
<br>
654 
The LEON3MP test bench includes memory models of both boot-prom, sram
655 
and sdram. To build memory images for these models, do 'make soft' .
656 
Note: this will require that the bare-C compiler for LEON3 is
657 
installed,
658 
and /opt/sparc-elf/bin is added to the PATH.<br>
659 
</span></small></td>
660 
    </tr>
661 
  </tbody>
662 
</table>
663 
<small><span style="font-family: helvetica,arial,sans-serif;"><br>
664 
<br>
665 
<br>
666 
</span></small>
667 
</body></html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.