OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-asic/] [netlist.tcl] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
source setup_rhumc.tcl
2 
read_verilog -netlist bitfiles/leon3mp.v
3 
current_design leon3mp
4 
set_operating_conditions -library RH_UMC018_IOLIB_WCMIL WCMIL
5 
set_operating_conditions -library RH_UMC018_LVDSLIB_WCMIL WCMIL
6 
set_operating_conditions -library RadHardUMC18_CORE_STD_WCMIL WCMIL
7 
set_operating_conditions -library RadHardUMC18_CORE_HIT_WCMIL WCMIL
8 
set_wire_load_mode segmented
9 
set auto_wire_load_selection "true"
10 
set_wire_load_mode segmented
11 
 
12 
 
13 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.