OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-avnet-eval-xc4vlx60/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
include .config
2
GRLIB=../..
3
TOP=leon3mp
4
BOARD=avnet-eval-xc4vlx60
5
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
6
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
7
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
8
#UCF=$(GRLIB)/boards/$(BOARD)/leon3mp.ucf
9
UCF=leon3mp.ucf
10
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
11
EFFORT=high
12
XSTOPT=-uc leon3mp.xcf
13
ISEMAPOPT=-timing
14
SYNPOPT="set_option -pipe 1; set_option -retiming 1; set_option -write_apr_constraint 0"
15
VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
16
VHDLSIMFILES=testbench.vhd
17
SIMTOP=testbench
18
#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
19
SDCFILE=default.sdc
20
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
21
CLEAN=soft-clean
22
 
23
TECHLIBS = unisim
24
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
25
        tmtc openchip hynix cypress ihp gleichmann usbhc spw
26
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft \
27
        spacewire ambatest can grusbhc usb hasp spi ata ac97 coremp7
28
FILESKIP = grcan.vhd i2cmst.vhd
29
 
30
 
31
 
32
include $(GRLIB)/bin/Makefile
33
include $(GRLIB)/software/leon3/Makefile
34
#XLDFLAGS=-L./ lib3tests.a -Ttext=0x60000000
35
 
36
 
37
##################  project specific targets ##########################

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.