OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-avnet-eval-xc4vlx60/] [config.in] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#
2
# LEON3 configuration written in linux configuration language
3
#
4
# Written by Jiri Gaisler, Gaisler Research
5
#
6
# Comments and bug reports to jiri@gaisler.com
7
#
8
#
9
 
10
#define_bool CONFIG_MCTRL_RMW y
11
define_bool CONFIG_HAS_SHARED_GRFPU y
12
 
13
mainmenu_name "LEON3MP Avnet Virtex4 LX60 Design Configuration"
14
 
15
mainmenu_option next_comment
16
  comment 'Synthesis      '
17
  source lib/techmap/gencomp/tech.in
18
endmenu
19
 
20
mainmenu_option next_comment
21
  comment 'Clock generation'
22
  source lib/techmap/clocks/clkgen.in
23
endmenu
24
 
25
source lib/gaisler/leon3/leon3.in
26
source lib/grlib/amba/amba.in
27
 
28
mainmenu_option next_comment
29
  comment 'Debug Link           '
30
  source lib/gaisler/uart/dcom.in
31
  source lib/gaisler/jtag/jtag.in
32
  source lib/gaisler/net/edcl.in
33
endmenu
34
 
35
mainmenu_option next_comment
36
comment 'Peripherals             '
37
 
38
  mainmenu_option next_comment
39
  comment 'Memory controllers             '
40
    source lib/esa/memoryctrl/mctrl.in
41
    source lib/gaisler/ddr/ddrsp.in
42
  endmenu
43
 
44
  mainmenu_option next_comment
45
  comment 'On-chip RAM/ROM                 '
46
    source lib/gaisler/misc/ahbrom.in
47
    source lib/gaisler/misc/ahbram.in
48
  endmenu
49
 
50
  mainmenu_option next_comment
51
  comment 'Ethernet             '
52
    source lib/gaisler/greth/greth.in
53
  endmenu
54
 
55
  mainmenu_option next_comment
56
  comment 'UARTs, timers and irq control         '
57
    source lib/gaisler/uart/uart1.in
58
    source lib/gaisler/leon3/irqmp.in
59
    source lib/gaisler/misc/gptimer.in
60
    source lib/gaisler/misc/grgpio.in
61
  endmenu
62
 
63
endmenu
64
 
65
mainmenu_option next_comment
66
comment 'VHDL Debugging        '
67
  source lib/grlib/util/debug.in
68
endmenu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.