OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-avnet-eval-xc4vlx60/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/clk50
4
add wave -noupdate -format Logic /testbench/clk
5
add wave -noupdate -format Logic /testbench/rst
6
add wave -noupdate -format Literal -radix hexadecimal /testbench/address
7
add wave -noupdate -format Literal -radix hexadecimal /testbench/data
8
add wave -noupdate -format Literal /testbench/romsn
9
add wave -noupdate -format Logic /testbench/oen
10
add wave -noupdate -format Logic /testbench/writen
11
add wave -noupdate -format Logic /testbench/ddr_clk
12
add wave -noupdate -format Logic /testbench/ddr_clkb
13
add wave -noupdate -format Logic /testbench/ddr_cke
14
add wave -noupdate -format Logic /testbench/ddr_clk_fb
15
add wave -noupdate -format Logic /testbench/d3/clkm
16
add wave -noupdate -format Logic /testbench/ddr_csb
17
add wave -noupdate -format Logic /testbench/ddr_web
18
add wave -noupdate -format Logic /testbench/ddr_rasb
19
add wave -noupdate -format Logic /testbench/ddr_casb
20
add wave -noupdate -format Literal /testbench/ddr_dm
21
add wave -noupdate -format Literal /testbench/ddr_dqs
22
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ad
23
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ba
24
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_dq
25
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/sdi
26
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/sdo
27
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbsi
28
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbso
29
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbmi
30
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbmo
31
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/apbi
32
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/apbo
33
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/clk_ddr
34
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/clk_ahb
35
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/r
36
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/ra
37
add wave -noupdate -format Logic /testbench/d3/clkml
38
TreeUpdate [SetDefaultTree]
39
WaveRestoreCursors {{Cursor 1} {38711250 ps} 0} {{Cursor 2} {1272390 ps} 0}
40
configure wave -namecolwidth 142
41
configure wave -valuecolwidth 77
42
configure wave -justifyvalue left
43
configure wave -signalnamewidth 0
44
configure wave -snapdistance 10
45
configure wave -datasetprefix 0
46
configure wave -rowmargin 4
47
configure wave -childrowmargin 2
48
configure wave -gridoffset 0
49
configure wave -gridperiod 1
50
configure wave -griddelta 40
51
configure wave -timeline 0
52
update
53
WaveRestoreZoom {441787656 ps} {2154584480 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.