OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-digilent-xc3s1000/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
GRLIB=../..
2
TOP=leon3mp
3
BOARD=digilent-xc3s1000
4
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
5
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
6
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
7
UCF=leon3mp.ucf
8
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
9
EFFORT=med
10
XSTOPT=
11
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
12
VHDLSYNFILES=config.vhd ahbrom.vhd vga_clkgen.vhd leon3mp.vhd
13
VHDLSIMFILES=testbench.vhd
14
SIMTOP=testbench
15
#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
16
SDCFILE=default.sdc
17
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
18
CLEAN=soft-clean
19
 
20
TECHLIBS = unisim
21
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF usbhc \
22
        tmtc openchip micron hynix cypress ihp gleichmann opencores spw
23
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest \
24
        spacewire ddr can usb ata grusbhc haps coremp7
25
FILESKIP = grcan.vhd i2cmst.vhd
26
 
27
include $(GRLIB)/bin/Makefile
28
include $(GRLIB)/software/leon3/Makefile
29
 
30
 
31
##################  project specific targets ##########################
32
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.