OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-digilent-xc3s1600e/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/clk
4
add wave -noupdate -format Logic /testbench/rst
5
add wave -noupdate -format Literal -radix hexadecimal /testbench/address
6
add wave -noupdate -format Literal -radix hexadecimal /testbench/data
7
add wave -noupdate -format Literal /testbench/romsn
8
add wave -noupdate -format Logic /testbench/oen
9
add wave -noupdate -format Logic /testbench/writen
10
add wave -noupdate -format Logic /testbench/ddr_clk
11
add wave -noupdate -format Logic /testbench/ddr_clkb
12
add wave -noupdate -format Logic /testbench/ddr_cke
13
add wave -noupdate -format Logic /testbench/d3/clkm
14
add wave -noupdate -format Logic /testbench/ddr_csb
15
add wave -noupdate -format Logic /testbench/ddr_web
16
add wave -noupdate -format Logic /testbench/ddr_rasb
17
add wave -noupdate -format Logic /testbench/ddr_casb
18
add wave -noupdate -format Literal /testbench/ddr_dm
19
add wave -noupdate -format Literal /testbench/ddr_dqs
20
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ad
21
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ba
22
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_dq
23
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/sdi
24
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/sdo
25
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbsi
26
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbso
27
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbmi
28
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbmo
29
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/apbi
30
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/apbo
31
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/clk_ddr
32
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/clk_ahb
33
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/r
34
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/ra
35
add wave -noupdate -format Logic /testbench/ddr_clk_fb
36
add wave -noupdate -format Logic /testbench/d3/clkml
37
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/clkread
38
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/ddr_phy0/xc3se/ddr_phy0/rclk270b
39
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/ddr_phy0/xc3se/ddr_phy0/rclk90b
40
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/ddr_phy0/xc3se/ddr_phy0/rclk0b
41
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/rwrite
42
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/rwdata
43
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/waddr2
44
TreeUpdate [SetDefaultTree]
45
WaveRestoreCursors {{Cursor 2} {71438500 ps} 0} {{Cursor 3} {71441600 ps} 0}
46
configure wave -namecolwidth 234
47
configure wave -valuecolwidth 77
48
configure wave -justifyvalue left
49
configure wave -signalnamewidth 0
50
configure wave -snapdistance 10
51
configure wave -datasetprefix 0
52
configure wave -rowmargin 4
53
configure wave -childrowmargin 2
54
configure wave -gridoffset 0
55
configure wave -gridperiod 1
56
configure wave -griddelta 40
57
configure wave -timeline 0
58
update
59
WaveRestoreZoom {71401059 ps} {71460931 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.