| 1 |
2 |
dimamali |
|
| 2 |
|
|
This leon3 design is tailored to the Digilent Virtex2-Pro XUP board
|
| 3 |
|
|
|
| 4 |
|
|
Design specifics:
|
| 5 |
|
|
|
| 6 |
|
|
* System reset is mapped to the RESET/RELOAD button
|
| 7 |
|
|
|
| 8 |
|
|
* LED 0 indicates LEON3 in debug mode.
|
| 9 |
|
|
|
| 10 |
|
|
* LED 1 indicates LEON3 in error mode.
|
| 11 |
|
|
|
| 12 |
|
|
* LED 2 and 3 indicates UART RX and TX activity.
|
| 13 |
|
|
|
| 14 |
|
|
* The serial port is connected to the console UART (UART 1) when
|
| 15 |
|
|
dip switch 0 on SW7 is on. Otherwise it is connected to the
|
| 16 |
|
|
DSU UART.
|
| 17 |
|
|
|
| 18 |
|
|
* The JTAG DSU interface is enabled and works well with
|
| 19 |
|
|
GRMON and Xilinx parallel cabel III or IV . The on-board
|
| 20 |
|
|
USB connection can also be used if grmon is started with
|
| 21 |
|
|
-xilusb, but is very slow. Cable drivers from ISE-9.2 or later
|
| 22 |
|
|
are necessary.
|
| 23 |
|
|
|
| 24 |
|
|
* The GRETH core is enabled and runs without problems at 100 Mbit.
|
| 25 |
|
|
Ethernet debug link is enabled, default IP is 192.168.0.51.
|
| 26 |
|
|
|
| 27 |
|
|
* DDR is mapped at address 0x40000000. Any DDR DIMM between
|
| 28 |
|
|
128 - 1024 Mbyte can be used. Note that the DIMM must
|
| 29 |
|
|
support CL=2 and run on 2.5 V. The DDR frequency should
|
| 30 |
|
|
be set to 90 - 120 MHz. The processor and AMBA system
|
| 31 |
|
|
runs on a different clock, and can typically reach 60 - 70 MHz.
|
| 32 |
|
|
|
| 33 |
|
|
* IMPORTANT : If you download a new bitfile to the FPGA, make sure you
|
| 34 |
|
|
press the reset button shortly to reset the clock DLLs. Otherwise
|
| 35 |
|
|
the design will NOT work.
|
| 36 |
|
|
|
| 37 |
|
|
* The XUP board has no flash prom. To boot the system during
|
| 38 |
|
|
simultion, an on-chip AHBROM core is used. The AHBROM is
|
| 39 |
|
|
filled with the contents of prom.exe. It and can be re-built with:
|
| 40 |
|
|
|
| 41 |
|
|
make soft
|
| 42 |
|
|
rm ahbrom.vhd
|
| 43 |
|
|
make ahbrom.vhd
|
| 44 |
|
|
make vsim
|
| 45 |
|
|
|
| 46 |
|
|
|
| 47 |
|
|
* Typical output from GRMON info sys is:
|
| 48 |
|
|
|
| 49 |
|
|
using JTAG cable on parallel port
|
| 50 |
|
|
JTAG chain: xc2vp30 xccace xcf32p
|
| 51 |
|
|
|
| 52 |
|
|
initialising ...........
|
| 53 |
|
|
detected frequency: 70 MHz
|
| 54 |
|
|
GRLIB build version: 1888
|
| 55 |
|
|
|
| 56 |
|
|
Component Vendor
|
| 57 |
|
|
LEON3 SPARC V8 Processor Gaisler Research
|
| 58 |
|
|
AHB Debug UART Gaisler Research
|
| 59 |
|
|
AHB Debug JTAG TAP Gaisler Research
|
| 60 |
|
|
GR Ethernet MAC Gaisler Research
|
| 61 |
|
|
AHB ROM Gaisler Research
|
| 62 |
|
|
AHB/APB Bridge Gaisler Research
|
| 63 |
|
|
LEON3 Debug Support Unit Gaisler Research
|
| 64 |
|
|
DDR266 Controller Gaisler Research
|
| 65 |
|
|
Generic APB UART Gaisler Research
|
| 66 |
|
|
Multi-processor Interrupt Ctrl Gaisler Research
|
| 67 |
|
|
Modular Timer Unit Gaisler Research
|
| 68 |
|
|
|
| 69 |
|
|
Use command 'info sys' to print a detailed report of attached cores
|
| 70 |
|
|
|
| 71 |
|
|
grlib> inf sys
|
| 72 |
|
|
00.01:003 Gaisler Research LEON3 SPARC V8 Processor (ver 0)
|
| 73 |
|
|
ahb master 0
|
| 74 |
|
|
01.01:007 Gaisler Research AHB Debug UART (ver 0)
|
| 75 |
|
|
ahb master 1
|
| 76 |
|
|
apb: 80000700 - 80000800
|
| 77 |
|
|
baud rate 115200, ahb frequency 70.00
|
| 78 |
|
|
02.01:01c Gaisler Research AHB Debug JTAG TAP (ver 0)
|
| 79 |
|
|
ahb master 2
|
| 80 |
|
|
03.01:01d Gaisler Research GR Ethernet MAC (ver 0)
|
| 81 |
|
|
ahb master 3, irq 12
|
| 82 |
|
|
apb: 80000b00 - 80000c00
|
| 83 |
|
|
edcl ip 192.168.0.64, buffer 2 kbyte
|
| 84 |
|
|
00.01:01b Gaisler Research AHB ROM (ver 0)
|
| 85 |
|
|
ahb: 00000000 - 00100000
|
| 86 |
|
|
01.01:006 Gaisler Research AHB/APB Bridge (ver 0)
|
| 87 |
|
|
ahb: 80000000 - 80100000
|
| 88 |
|
|
02.01:004 Gaisler Research LEON3 Debug Support Unit (ver 1)
|
| 89 |
|
|
ahb: 90000000 - a0000000
|
| 90 |
|
|
AHB trace 128 lines, stack pointer 0x4ffffff0
|
| 91 |
|
|
CPU#0 win 8, hwbp 2, itrace 128, V8 mul/div, srmmu, lddel 1
|
| 92 |
|
|
icache 2 * 8 kbyte, 32 byte/line lrr
|
| 93 |
|
|
dcache 2 * 8 kbyte, 32 byte/line lrr
|
| 94 |
|
|
03.01:025 Gaisler Research DDR266 Controller (ver 0)
|
| 95 |
|
|
ahb: 40000000 - 80000000
|
| 96 |
|
|
ahb: fff00100 - fff00200
|
| 97 |
|
|
64-bit DDR : 1 * 256 Mbyte @ 0x40000000
|
| 98 |
|
|
120 MHz, col 10, ref 7.8 us
|
| 99 |
|
|
01.01:00c Gaisler Research Generic APB UART (ver 1)
|
| 100 |
|
|
irq 2
|
| 101 |
|
|
apb: 80000100 - 80000200
|
| 102 |
|
|
baud rate 38400, DSU mode
|
| 103 |
|
|
02.01:00d Gaisler Research Multi-processor Interrupt Ctrl (ver 3)
|
| 104 |
|
|
apb: 80000200 - 80000300
|
| 105 |
|
|
03.01:011 Gaisler Research Modular Timer Unit (ver 0)
|
| 106 |
|
|
irq 8
|
| 107 |
|
|
apb: 80000300 - 80000400
|
| 108 |
|
|
8-bit scaler, 2 * 32-bit timers, divisor 70
|
| 109 |
|
|
|
